Cited by 12Engineering Education and PedagogyEmbedded Systems Design TechniquesEmbedded Systems and FPGA Applications

The DOI matches its Crossref record.

Introducing FPGA-based Machine Learning on the Edge to Undergraduate Students

Panicker, Rajesh C, Kumar, Akash, John, Deepu·2020·2020 IEEE Frontiers in Education Conference (FIE)

Abstract

This innovative practice category work in progress paper describes a project in a final-year un-dergraduate course on implementing a neural accelerator on an FPGA for edge computing. In our university, an undergraduate course on Embedded Hardware System Design introduces students to advanced hardware design techniques with the goal of integrating the created hardware into a complete system. Students learn concepts such as high-level synthesis (HLS), logic synthesis and physical design, with an emphasis on FPGA-based designs. They also understand bus systems such as Advanced eXtensible Interface (AXI) to interconnect the various components. The concepts are put into practice through a project. A series of labs provide scaffolding to students through the course of implementing the project. These labs take students systematically through an introduction to hardware-software co-design, hardware design, creation and interfacing of custom co-processors and HLS. Important hardware design and optimization concepts, as well as managing the data interaction between hardware and software were reinforced through the project. The project also provided many students with the opportunity to be introduced to neural networks and machine learning (ML). Quantitative and qualitative results from a survey indicate that students gained a lot of knowledge and experience through the course of the project. The current form of the project streams in data from a local computer to which the FPGA is connected. Future work includes true and direct cloud connectivity and improved use cases for making it a true Internet of Things (IoT) project.

Overview

Integrity signals

Registry

Crossref · 10.1109/fie44824.2020.9274007

Cites

Statistics

Recomputing p-values needs the paper’s full text.

Verification

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

Citations

Cites

No references could be resolved yet.

Research works printed but not linked: 11

  1. 10.1109/MSE.2007.61 · DOI
  2. 10.1109/ICELIE.2013.6701269 · DOI
  3. duffy, 2006, The use of blogs, wikis and RSS in education: A conversation of possibilities, In proceedings online learning and teaching conference
  4. 10.1109/FIE.2018.8659308 · DOI
  5. 10.1109/SYSOSE.2015.7151921 · DOI
  6. 10.1109/ICDAR.2005.251 · DOI · Paper page
  7. 10.1109/FIE43999.2019.9028480 · DOI
  8. 10.1109/ETCS.2009.37 · DOI
  9. 10.3390/s120912235 · DOI
  10. 10.1109/FIE.2002.1158200 · DOI
  11. 10.1109/TALE.2013.6654479 · DOI

Cited by

Sorted by citations

Metadata

Authors
Panicker, R. C., Kumar, A., & John, D.
Affiliations
  • National University of Singapore (SG)
  • Center for Advancing Electronics Dresden (DE)
  • University College Dublin (IE)
Venue
2020 IEEE Frontiers in Education Conference (FIE)
Publisher
IEEE
Published
2020-10-21
Pages
1-5
ISSN
0190-5848 (ISSN-L)
OpenAlex
W3112275514
Cited by
12
References
0
Citations by year
2026: 2 · 2024: 3 · 2023: 2 · 2022: 1 · 2021: 4
FWCI
5.86
Type
conference paper
Language
en
Open access
closed
Locations
IEEE Frontiers in Education Conference (FIE) (publishedVersion)
Topics
  • Social Sciences › Education › Engineering Education and Pedagogy
  • Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Embedded Systems and FPGA Applications
Keywords
FPGA, edge computing, neural network accelerators, hardware-software co-design, high-level synthesis, embedded system hardware design, AXI bus, Internet of Things, undergraduate engineering education, machine learning education

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review