Cited by 10Advanced Neural Network ApplicationsLow-power high-performance VLSI designParallel Computing and Optimization Techniques

GOBO: Quantizing Attention-Based NLP Models for Low Latency and Energy Efficient Inference

Open access
Zadeh, Ali Hadi, Edo, Isak, Awad, Omar Mohamed, Moshovos, Andreas·2020·2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)

Abstract

Attention-based models have demonstrated remarkable success in various natural language understanding tasks. However, efficient execution remains a challenge for these models which are memory-bound due to their massive number of parameters. We present GOBO, a model quantization technique that compresses the vast majority (typically 99.9%) of the 32-bit floating-point parameters of state-of-the-art BERT models and their variants to 3 bits while maintaining their accuracy. Unlike other quantization methods, GOBO does not require fine-tuning nor retraining to compensate for the quantization error. We present two practical hardware applications of GOBO. In the first GOBO reduces memory storage and traffic and as a result inference latency and energy consumption. This GOBO memory compression mechanism is plug-in compatible with many architectures; we demonstrate it with the TPU, Eyeriss, and an architecture using Tensor Cores-like units. Second, we present a co-designed hardware architecture that also reduces computation. Uniquely, the GOBO architecture maintains most of the weights in 3b even during computation, a property that: (i) makes the processing elements area efficient, allowing us to pack more compute power per unit area, (ii) replaces most multiply-accumulations with additions, and (iii) reduces the off-chip traffic by amplifying on-chip memory capacity.

Integrity signals

Registry

Crossref · 10.1109/micro50266.2020.00071

Cites

6 of 6 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • In every layer, approximately 99.9% of weights follow a Gaussian distribution.

    “In every layer, ∼ 99.9% weights follow Gaussian distribution.”

    From A Survey of Techniques for Optimizing Transformer Inference (2023) · cites this paper as [126]

  • GOBO allows memory compression by 10×.

    “Their technique allows memory compression by 10 × .”

    From A Survey of Techniques for Optimizing Transformer Inference (2023) · cites this paper as [126]

  • Not storing outliers leads to large accuracy loss, but storing more than 0.1% outliers provides only marginal improvement in accuracy.

    “Not storing outliers leads to large accuracy loss, but storing more than 0.1% outliers provides a marginal improvement in accuracy.”

    From A Survey of Techniques for Optimizing Transformer Inference (2023) · cites this paper as [126]

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Zadeh, A. H., Edo, I., Awad, O. M., & Moshovos, A.
Affiliations
University of Toronto (CA)
Venue
2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
Publisher
IEEE
Published
2020-10
Pages
811-824
ISSN
1072-4451 (ISSN-L)
OpenAlex
W3022810465
Cited by
10
References
6
Citations by year
2025: 3 · 2024: 2 · 2021: 3 · 2020: 2
FWCI
0.39
Type
conference paper
Language
en
Open access
Locations
  • IEEE/ACM International Symposium on Microarchitecture (MICRO) (publishedVersion)
  • arXiv (Cornell University) (submittedVersion)
  • arXiv (Cornell University)
Topics
  • Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
  • Physical Sciences › Computer Science › Hardware and Architecture › Parallel Computing and Optimization Techniques
Keywords
attention-based models, BERT, model quantization, 3-bit quantization, low-precision inference, memory compression, inference latency, energy efficiency, hardware co-design, TPU, tensor cores, on-chip memory

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review