Caffeine: Toward Uniformed Representation and Acceleration for Deep Convolutional Neural Networks
Abstract
With the recent advancement of multilayer convolutional neural networks (CNNs) and fully connected networks (FCNs), deep learning has achieved amazing success in many areas, especially in visual content understanding and classification. To improve the performance and energy efficiency of the computation-demanding CNN, the FPGA-based acceleration emerges as one of the most attractive alternatives. In this paper, we design and implement Caffeine, a hardware/software co-designed library to efficiently accelerate the entire CNN and FCN on FPGAs. First, we propose a uniformed convolutional matrix-multiplication representation for both computation-bound convolutional layers and communication-bound FCN layers. Based on this representation, we optimize the accelerator microarchitecture and maximize the underlying FPGA computing and bandwidth resource utilization based on a revised roofline model. Moreover, we design an automation flow to directly compile highlevel network definitions to the final FPGA accelerator. As a case study, we integrate Caffeine into the industry-standard software deep learning framework Caffe. We evaluate Caffeine and its integration with Caffe by implementing VGG16 and AlexNet networks on multiple FPGA platforms. Caffeine achieves a peak performance of 1460 giga fixed point operations per second on a medium-sized Xilinx KU060 FPGA board; to our knowledge, this is the best published result. It achieves more than 100× speedup on FCN layers over prior FPGA accelerators. An end-to-end evaluation with Caffe integration shows up to 29× and 150× performance and energy gains over Caffe on a 12-core Xeon server, and 5.7× better energy efficiency over the GPU implementation. Performance projections for a system with a high-end FPGA (Virtex7 690t) show even higher gains.
Integrity signals
Registry
Cites
Statistics
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
The authors in [95-97] proposed automated tools (fpgaConvNet, CNN2Gate and Caffeine) which allow the mapping of CNN models onto FPGA hardware.
“The authors in [95-97] proposed automated tools (termed fpgaConvNet, CNN2Gate and Caffeine, respectively), which allow the mapping of CNN models onto FPGA hardware.”
From Embedded Intelligence on FPGA: Survey, Applications and Challenges (2021) · cites this paper as [97]
The citation lists haven’t been fetched yet
References 39 · Cited by 270
- Authors
- Zhang, C., Sun, G., Fang, Z., Zhou, P., Pan, P., & Cong, J.
- Affiliations
- Peking University (CN)
- University of California, Los Angeles (US)
- Venue
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Published
- 2019-11
- Volume
- 38
- Issue
- 11
- Pages
- 2072-2085
- ISSN
- 0278-0070 (ISSN-L)
- 1937-4151
- OpenAlex
- W2896983500
- Semantic Scholar
- 447616c016464d17f5ce69a287572210d37dd25c
- Cited by
- 270
- References
- 39
- Citations by year
- 2026: 12 · 2025: 10 · 2024: 40 · 2023: 40 · 2022: 37 · 2021: 62 · 2020: 43 · 2019: 23 · 2018: 3
- FWCI
- 37.63
- Type
- journal article
- Language
- en
- Open access
- closed
- Licence
- Locations
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (publishedVersion)
- Funders
- Mentor Graphics
- National Natural Science Foundation of China (61572045)
- UCLA/PKU Joint Research Institute
- China Scholarship Council
- AsiaInfo Inc
- Topics
- Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
- Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Embedded Systems and FPGA Applications
- Keywords
- FPGA acceleration, deep convolutional neural networks, fully connected networks, hardware-software co-design, roofline model, VGG16, AlexNet, energy efficiency, fixed-point arithmetic, high-level synthesis
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review