Cited by 77Advanced Neural Network ApplicationsEmbedded Systems Design TechniquesEmbedded Systems and FPGA Applications

An Integer-Only and Group-Vector Systolic Accelerator for Efficiently Mapping Vision Transformer on Edge

Huang, Mingqiang, Luo, Junyi, Ding, Chenchen, Wei, Zikun, Huang, Sixiao, Yu, Hao·2023·IEEE Transactions on Circuits and Systems I: Regular Papers

Abstract

Transformer-like network has shown remarkable high performance in both natural language processing and computer vision. However, the huge computational demands in non-linear floating-point arithmetic and the irregular memory access requirement in self-attention mechanism make it still a challenge to deploy Transformer on edge. To address the above issues, we propose integer-only quantization scheme for the simplification of non-linear operations (such as LayerNorm, Softmax and Gelu), meanwhile algorithm-hardware co-design strategy is applied to guarantee both the high accuracy and high efficiency. Besides, we construct general-purpose group vector systolic array to efficiently accelerate the matrix multiplication operations including both regular matrix-multiplication/convolution and the irregular multi-head self-attention mechanism. Unified data-package strategy and flexible on-/off-chip data storage management strategy are also proposed to further improve the performance. The design has been deployed on Xilinx ZCU102 FPGA platform, achieving an overall inference latency of 4.077ms and 11.15ms per image for ViT-tiny and ViT-s, respectively. The average throughput can reach as high as 762.7 GOPs, which shows significant improvement over the previous state-of-the-art FPGA Transformer accelerator.

Integrity signals

Registry

Crossref · 10.1109/tcsi.2023.3312775

Cites

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Huang et al. use a versatile group vector systolic array optimized for matrix multiplication.

    “A critical element of their approach is the versatile group vector systolic array, optimized for the efficient execution of matrix multiplication tasks.”
  • Huang et al. employ a unified strategy for packaging data and dynamic on-/off-chip data storage management.

    “Additionally, the framework employs a unified strategy for packaging data, promoting efficient data movement and storage, and a dynamic on-/off-chip data storage management strategy, crucial for maintaining high throughput and low latency.”
  • Huang et al. implement an integer-only quantization strategy for nonlinear operations to simplify computations, enhancing compatibility with edge devices.

    “Huang et al. [22] implement an integer-only quantization strategy for nonlinear operations to simplify computations, enhancing compatibility with edge devices.”

The citation lists haven’t been fetched yet

References 29 · Cited by 77

Authors
Huang, M., Luo, J., Ding, C., Wei, Z., Huang, S., & Yu, H.
Affiliations
  • Chinese Academy of Sciences (CN)
  • Southern University of Science and Technology (CN)
Venue
IEEE Transactions on Circuits and Systems I: Regular Papers
Published
2023-12
Volume
70
Issue
12
Pages
5289-5301
ISSN
  • 1549-8328 (ISSN-L)
  • 1558-0806
OpenAlex
W4387789586
Cited by
77
References
29
Citations by year
2026: 23 · 2025: 41 · 2024: 12 · 2023: 1
FWCI
6.99
Type
journal article
Language
en
Open access
closed
Locations
IEEE Transactions on Circuits and Systems I Regular Papers (publishedVersion)
Funders
  • STI 2030-Major Project (2022ZD0210600)
  • National Natural Science Foundation of China (NSFC) through the Key Program (62034007)
  • Shenzhen Science and Technology Program (KQTD20200820113051096, JCYJ20200109115210307)
Topics
  • Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
  • Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Embedded Systems and FPGA Applications
Keywords
vision transformer, edge deployment, integer quantization, algorithm-hardware co-design, FPGA accelerator, multi-head self-attention, inference latency

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review