Cited by 8Advanced Neural Network ApplicationsEmbedded Systems Design TechniquesNetwork Packet Processing and Optimization

The DOI matches its Crossref record.

A 0.57-GOPS/DSP Object Detection PIM Accelerator on FPGA

Jiao, Bo, Zhang, Jinshan, Xie, Yuanyuan, Wang, Shunli, Zhu, Haozhe, Kang, Xiaoyang, Dong, Zhiyan, Zhang, Lihua, Chen, Chixiao·2021·Proceedings of the 26th Asia and South Pacific Design Automation Conference

Abstract

The paper presents an object detection accelerator featuring a processing-in-memory (PIM) architecture on FPGAs. PIM architectures are well known for their energy efficiency and avoidance of the memory wall. In the accelerator, a PIM unit is developed using BRAM and LUT based counters, which also helps to improve the DSP performance density. The overall architecture consists of 64 PIM units and three memory buffers to store inter-layer results. A shrunk and quantized Tiny-YOLO network is mapped to the PIM accelerator, where DRAM access is fully eliminated during inference. The design achieves a throughput of 201.6 GOPs at 100MHz clock rate and correspondingly, a performance density of 0.57 GOPS/DSP.

Overview

Integrity signals

Registry

Crossref · 10.1145/3394885.3431659

Cites

Statistics

Recomputing p-values needs the paper’s full text.

Verification

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • The setup in Jiao et al. (2021) leverages a high throughput of 201.6 GOPs at 100 MHz processor frequency.

    “It is shown that the setup can leverage a high throughput of 201.6GOPs at 100 MHz processor frequency.”

    From A review on TinyML: State-of-the-art and prospects (2022) · cites this paper as Jiao et al., 2021

  • The design in Jiao et al. (2021) eliminates the need for off-chip memory access, improving processing time with low-bit-width quantization.

    “The design eliminates the need of off-chip memory access thus improving processing time with a low-bit-width quantization facility.”

    From A review on TinyML: State-of-the-art and prospects (2022) · cites this paper as Jiao et al., 2021

Citations

Cites

No references could be resolved yet.

Research works printed but not linked: 5

  1. Cai Y., 2018, Training low bitwidth convolutional neural network on RRAM, Asia and South Pacific Design Automation Conference (ASP-DAC), 117
  2. Wang D., 2019, ABM-SpConv: A Novel Approach to FPGA-Based Acceleration of Convolutional Neural Network Inference," in 2019 56th ACM/IEEE Design Automation Conference (DAC), 1
  3. 10.1109/MDAT.2019.2952329 · DOI
  4. Esser S.K., 2020, International Conference on Learning Representations 2020 (ICLR)
  5. Redmon J., 2018, An Incremental Improvement," [On-line]Available: https://arxiv.org/abs/1804.02767 · arXiv

Cited by

Sorted by citations

Metadata

Authors
Jiao, B., Zhang, J., Xie, Y., Wang, S., Zhu, H., Kang, X., Dong, Z., Zhang, L., & Chen, C.
Affiliations
Fudan University (CN)
Venue
Proceedings of the 26th Asia and South Pacific Design Automation Conference
Publisher
ACM
Published
2021-01-18
Pages
13-14
OpenAlex
W3128155691
Cited by
8
References
0
Citations by year
2026: 1 · 2023: 1 · 2022: 5 · 2021: 1
FWCI
0.57
Type
conference paper
Language
en
Open access
closed
Locations
Asia and South Pacific Design Automation Conference (ASP-DAC) (publishedVersion)
Topics
  • Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
  • Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
  • Physical Sciences › Computer Science › Hardware and Architecture › Network Packet Processing and Optimization
Keywords
in-memory computing, FPGA, Tiny-YOLO, memory wall, energy efficiency, inference acceleration

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review