James, Conrad D.

Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing

Fuller, E. J., Keene, S. T., Melianas, A., Wang, Z., Agarwal, S., Li, Y., Tuchman, Y., James, C. D., Marinella, M. J., Yang, J. J., et al. (2019) · Science

Advanced Memory and Neural ComputingFerroelectric and Negative Capacitance Devices

Cited by 756

Resistive memory device requirements for a neural algorithm accelerator

Agarwal, S., Plimpton, S. J., Hughart, D. R., Hsia, A. H., Richter, I., Cox, J. A., James, C. D., & Marinella, M. J. (2016) · 2016 International Joint Conference on Neural Networks (IJCNN)

Advanced Memory and Neural ComputingNeural Networks and Applications

Cited by 213

Multiscale Co-Design Analysis of Energy, Latency, Area, and Accuracy of a ReRAM Analog Neural Training Accelerator

Marinella, M. J., Agarwal, S., Hsia, A., Richter, I., Jacobs-Gedrim, R., Niroula, J., Plimpton, S. J., Ipek, E., & James, C. D. (2018) · IEEE Journal on Emerging and Selected Topics in Circuits and Systems

Advanced Memory and Neural ComputingLow-power high-performance VLSI design

Cited by 183