Park, Eunbin

Complementary FET (CFET) Standard Cell Design for Low Parasitics and Its Impact on VLSI Prediction at 3-nm Process

Park, E., & Song, T. (2023) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Advancements in Semiconductor Devices and Circuit DesignLow-power high-performance VLSI design

Cited by 47