Cited by 16Parallel Computing and Optimization TechniquesLogic, programming, and type systemsEmbedded Systems Design Techniques

Language Extensions in Support of Compiler Parallelization

Shirako, Jun, Kasahara, Hironori, Sarkar, Vivek·2008·Lecture Notes in Computer Science

Integrity signals

Registry

Crossref · 10.1007/978-3-540-85261-2_6

Cites

22 of 22 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • The 2005 ITRS prediction was that clock rates should have exceeded 10GHz in 2008 and topped 15GHz in 2010.

    “The 2005 prediction was that clock rates should have exceeded 10GHz in 2008, topping 15GHz in 2010.”

    From A view of the parallel computing landscape (2009) · cites this paper as [16]

  • Intel products are today far below even the conservative 2007 ITRS prediction.

    “Note that Intel products are today far below even the conservative 2007 prediction.”

    From A view of the parallel computing landscape (2009) · cites this paper as [16]

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Shirako, J., Kasahara, H., & Sarkar, V.
Affiliations
  • Waseda University (JP)
  • Rice University (US)
Venue
Lecture Notes in Computer Science
Published
2008-08-12
Pages
78-94
ISSN
  • 0302-9743 (ISSN-L)
  • 1611-3349
OpenAlex
W1577310002
Cited by
16
References
22
Citations by year
2021: 1 · 2014: 1 · 2012: 2
FWCI
2.35
Type
conference paper
Language
en
Open access
closed
Locations
Lecture notes in computer science (publishedVersion)
Topics
  • Physical Sciences › Computer Science › Hardware and Architecture › Parallel Computing and Optimization Techniques
  • Physical Sciences › Computer Science › Artificial Intelligence › Logic, programming, and type systems
  • Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
Keywords
compiler parallelization, language extension, automatic parallelization, multidimensional arrays, privatization, object-oriented programming languages, parallel programming languages

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review