An ultra-high throughput and fully pipelined implementation of AES algorithm on FPGA
Integrity signals
Registry
Cites
Statistics
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
The authors corrected the AES-256 results of [5] and achieved comparable WAES-256 results.
“We also correct the AES-256 results of the same work and achieve comparable WAES-256 results.”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
Some of the best AES performance results on GPUs provided in [5] are under reported.
“We observed that some of the best AES performance results on GPUs provided in [5] are actually under reported.”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-256 CTR performance on GTX860M is 77.7 Gbps.
“| GTX860M | 65.3 Gbps | 77.7 Gbps | 80.1 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-128 CTR performance on GTX970 is 315.2 Gbps.
“| GTX970 | 1664 1253 MHz | 5.2 | Maxwell | 315.2 Gbps | 315.2 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-128 CTR performance on RTX2070 Super is 943.4 Gbps.
“| RTX2070 Super | 2560 1770 MHz | 7.5 | Turing | 878.6 Gbps | 943.4 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-128 CTR performance on MX250 is 90.2 Gbps.
“| MX250 | 384 1582 MHz | 6.1 | Pascal | 102.7 Gbps | 90.2 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-256 CTR performance on RTX2070 Super is 651.7 Gbps.
“| RTX2070 Super | 606.9 Gbps | 651.7 Gbps | 625.2 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-256 CTR performance on MX250 is 65.7 Gbps.
“| MX250 | 60.0 Gbps | 65.7 Gbps | 64.3 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The WAES-256 CTR performance on MX250 is 64.3 Gbps.
“| MX250 | 60.0 Gbps | 65.7 Gbps | 64.3 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-256 CTR performance on GTX970 is 225.1 Gbps.
“| GTX970 | 214.7 Gbps | 225.1 Gbps | 234.0 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-256 CTR performance on RTX4090 is 3062.5 Gbps.
“| RTX4090 | n/a | 3062.5 Gbps | 3053.5 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The WAES-256 CTR performance on GTX970 is 234.0 Gbps.
“| GTX970 | 214.7 Gbps | 225.1 Gbps | 234.0 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-128 CTR performance on RTX4090 is 4441.1 Gbps.
“| RTX4090 | 16384 2550 MHz | 8.9 | Ada Lovelace | n/a | 4441.1 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The WAES-256 CTR performance on RTX4090 is 3053.5 Gbps.
“| RTX4090 | n/a | 3062.5 Gbps | 3053.5 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The WAES-256 CTR performance on RTX2070 Super is 625.2 Gbps.
“| RTX2070 Super | 606.9 Gbps | 651.7 Gbps | 625.2 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The corrected AES-128 CTR performance on GTX860M is 111.2 Gbps.
“| GTX860M | 640 1020 MHz | 5.0 | Maxwell | 95.9 Gbps | 111.2 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
The WAES-256 CTR performance on GTX860M is 80.1 Gbps.
“| GTX860M | 65.3 Gbps | 77.7 Gbps | 80.1 Gbps |”
From First Fully Pipelined High Throughput FPGA Implementation and GPU Optimization of Wider Variant of AES (2026) · cites this paper as [5]
Cites
Advanced Encryption Standard (AES)
Heron, S. (2009) · Network Security · doi:10.1016/s1353-4858(10)70006-4 · Cited by 1,216 · see citing works
Advanced Encryption Standard (AES)
(2001) · doi:10.6028/nist.fips.197 · Cited by 700 · see citing works
Cryptographic Hardware and Embedded Systems - CHES 2002
Kaliski, J. B. S., Koç, Ç. K., & Koç, C. (2003) · Lecture notes in computer science · doi:10.1007/3-540-36400-5 · Cited by 671 · see citing works
High-speed VLSI architectures for the AES algorithm
Zhang, X., & Parhi, K. K. (2004) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2004.832943 · Cited by 449 · see citing works
Cryptographic Hardware and Embedded Systems - CHES 2006
(2006) · Lecture notes in computer science · doi:10.1007/11894063 · Cited by 328 · see citing works
Design and Implementation of Low-Area and Low-Power AES Encryption Hardware Core
Hamalainen, P., Alho, T., Hännikäinen, M., & Hämäläinen, T. D. (2006) · Euromicro Conference on Digital System Design (DSD) · doi:10.1109/dsd.2006.40 · Cited by 286 · see citing works
AES on FPGA from the Fastest to the Smallest
Good, T., & Benaissa, M. (2005) · Lecture notes in computer science · doi:10.1007/11545262_31 · Cited by 233 · see citing works
A 21.54 Gbits/s Fully Pipelined AES Processor on FPGA
Hodjat, A., & Verbauwhede, I. M. R. (2004) · IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM) · doi:10.1109/fccm.2004.1 · Cited by 227 · see citing works
Bartolini, S., Giorgi, R., & Martinelli, E. (2008) · Springer eBooks · doi:10.1007/978-0-387-71817-0 · Cited by 214 · see citing works
Standaert, F., Rouvroy, G., Quisquater, J.-J., et al. (2003) · Lecture notes in computer science · doi:10.1007/978-3-540-45238-6_27 · Cited by 170 · see citing works
Rouvroy, G., Standaert, F., Quisquater, J.-J., et al. (2004) · International Conference on Information Technology: Coding and Computing (ITCC) · doi:10.1109/itcc.2004.1286716 · Cited by 160 · see citing works
A fully pipelined memoryless 17.8 Gbps AES-128 encryptor
Jarvinen, K. U., Tommiska, M. T., & Skyttä, J. O. (2003) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/611817.611848 · Cited by 135 · see citing works
Progress in Cryptology – AFRICACRYPT 2009
Hutchison, D., Kittler, J., Kanade, T., et al. (2009) · Lecture notes in computer science · doi:10.1007/978-3-642-02384-2 · Cited by 122 · see citing works
An FPGA-Based Performance Analysis of the Unrolling, Tiling, and Pipelining of the AES Algorithm
Saggese, G. P., Mazzeo, A., Mazzocca, N., & Strollo, A. G. M. (2003) · Lecture notes in computer science · doi:10.1007/978-3-540-45234-8_29 · Cited by 122 · see citing works
Exploring Area/Delay Tradeoffs in an AES FPGA Implementation
Zambreno, J., Nguyen, D. T., & Choudhary, A. (2004) · Lecture notes in computer science · doi:10.1007/978-3-540-30117-2_59 · Cited by 119 · see citing works
A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box
Mentens, N., Batina, L., Preneel, B., et al. (2005) · Lecture notes in computer science · doi:10.1007/978-3-540-30574-3_22 · Cited by 111 · see citing works
Implementation of the AES-128 on Virtex-5 FPGAs
Bulens, P., Standaert, F., Quisquater, J.-J., Pellegrin, P., & Rouvroy, G. (2008) · Springer eBooks · doi:10.1007/978-3-540-68164-9_2 · Cited by 108 · see citing works
A new methodology to implement the AES algorithm using partial and dynamic reconfiguration
Granado-Criado, J. M., Vega-Rodríguez, M. A., Sanchez-Perez, J. M., et al. (2009) · Integration · doi:10.1016/j.vlsi.2009.05.003 · Cited by 107 · see citing works
FPGA-Based 40.9-Gbits/s Masked AES With Area Optimization for Storage Area Network
Wang, Y., & Ha, Y. (2013) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2012.2234891 · Cited by 99 · see citing works
TENCON 2007 - 2007 IEEE Region 10 Conference
(2007) · doi:10.1109/tencon12849.2007 · Cited by 99 · see citing works
A high-throughput low-cost aes processor
Su, C.-P., Lin, T.-F., Huang, C.-T., & Wu, C. (2003) · IEEE Communications Magazine · doi:10.1109/mcom.2003.1252803 · Cited by 92 · see citing works
FPGA and ASIC Implementations of AES
Gaj, K., & Chodowiec, P. (2008) · Springer eBooks · doi:10.1007/978-0-387-71817-0_10 · Cited by 90 · see citing works
An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm
Hoang, T., & Nguyen, V. L. (2012) · RIVF International Conference on Computing and Communication Technologies (RIVF) · doi:10.1109/rivf.2012.6169845 · Cited by 82 · see citing works
An AES crypto chip using a high-speed parallel pipelined architecture
Yoo, S.-M., Kotturi, D., Pan, D. W., et al. (2005) · Microprocessors and Microsystems · doi:10.1016/j.micpro.2004.12.001 · Cited by 77 · see citing works
High-Speed AES Encryptor With Efficient Merging Techniques
Hammad, I., El‐Sankary, K., & El-Masry, E. I. (2010) · IEEE Embedded Systems Letters · doi:10.1109/les.2010.2052401 · Cited by 72 · see citing works
Design of AES S-box using combinational logic optimization
Ahmad, N. B., Hasan, R., & Jubadi, W. M. (2010) · IEEE Symposium on Industrial Electronics and Applications · doi:10.1109/isiea.2010.5679375 · Cited by 69 · see citing works
FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm
Farashahi, R. R., Rashidi, B., & Sayedi, S. M. (2014) · Microelectronics Journal · doi:10.1016/j.mejo.2014.05.004 · Cited by 63 · see citing works
Rijndael FPGA Implementations Utilising Look-Up Tables
McLoone, M., & McCanny, J. V. (2003) · The Journal of VLSI Signal Processing Systems for Signal Image and Video Technology · doi:10.1023/a:1023252403567 · Cited by 55 · see citing works
FPGA implementation of AES algorithm
Borkar, A. M., Kshirsagar, R. V., & Vyawahare, M. V. (2011) · International Conference on Electronics Computer Technology · doi:10.1109/icectech.2011.5941780 · Cited by 55 · see citing works
Field Programmable Logic and Application
Becker, J., Vernalde, S., & Platzner, M. (2004) · Lecture notes in computer science · doi:10.1007/b99787 · Cited by 52 · see citing works
Multi-gigabit GCM-AES Architecture Optimized for FPGAs
Lemsitzer, S., Wolkerstorfer, J., Felber, N., & Brändli, M. (2007) · Lecture notes in computer science · doi:10.1007/978-3-540-74735-2_16 · Cited by 49 · see citing works
Standaert, F., Rouvroy, G., Quisquater, J.-J., et al. (2003) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/611817.611849 · Cited by 49 · see citing works
Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment)
Good, T., & Benaissa, M. (2007) · IET Information Security · doi:10.1049/iet-ifs:20060059 · Cited by 49 · see citing works
Pipelined implementation of AES encryption based on FPGA
Zhang, Y., & Wang, X. (2010) · IEEE International Conference on Information Theory and Information Security · doi:10.1109/icitis.2010.5688757 · Cited by 48 · see citing works
FPGA implementation of AES algorithm for high throughput using folded parallel architecture
Rahimunnisa, K., Karthigaikumar, P., Rasheed, S., et al. (2012) · Security and Communication Networks · doi:10.1002/sec.651 · Cited by 47 · see citing works
FPGA implementation and performance evaluation of a high throughput crypto coprocessor
Soliman, M. I., & Abozaid, G. Y. (2011) · Journal of Parallel and Distributed Computing · doi:10.1016/j.jpdc.2011.04.006 · Cited by 47 · see citing works
High Throughput, Pipelined Implementation of AES on FPGA
Qu, S., Shou, G., Hu, Y., et al. (2009) · International Symposium on Information Engineering and Electronic Commerce · doi:10.1109/ieec.2009.120 · Cited by 46 · see citing works
Dyken, J. V., & Delgado-Frias, J. G. (2009) · Journal of Systems Architecture · doi:10.1016/j.sysarc.2009.12.001 · Cited by 45 · see citing works
Design of an ultra high speed AES processor for next generation IT security
Ali, L., Aris, I. B., Hossain, F. S., & Roy, N. (2011) · Computers & Electrical Engineering · doi:10.1016/j.compeleceng.2011.06.003 · Cited by 44 · see citing works
Topics in Cryptology – CT-RSA 2006
Abe, M., Aoki, M., Ateniese, G., et al. (2005) · Lecture notes in computer science · doi:10.1007/11605805 · Cited by 42 · see citing works
Kermani, M. M., & Reyhani-Masoleh, A. (2011) · IEEE Transactions on Computers · doi:10.1109/tc.2011.85 · Cited by 40 · see citing works
AES hardware implementation in FPGA for algorithm acceleration purpose
Gielata, A., Russek, P. G., & Wiatr, K. (2008) · International Conference on Signals and Electronic Systems · doi:10.1109/icses.2008.4673377 · Cited by 39 · see citing works
Implementations of high throughput sequential and fully pipelined AES processors on FPGA
Fan, C., & Hwang, J.-K. (2007) · International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS) · doi:10.1109/ispacs.2007.4445896 · Cited by 38 · see citing works
Reconfigurable system for high-speed and diversified AES using FPGA
Jing, M.-H., Chen, Z.-H., Chen, J., et al. (2006) · Microprocessors and Microsystems · doi:10.1016/j.micpro.2006.02.018 · Cited by 37 · see citing works
Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA
Rizk, M. R. M., & Morsy, M. (2007) · International Design and Test Workshop (IDT) · doi:10.1109/idt.2007.4437462 · Cited by 37 · see citing works
2006 Annual IEEE India Conference
(2006) · doi:10.1109/indicon11688.2006 · Cited by 36 · see citing works
AES Crypto Chip Utilizing High-Speed Parallel Pipelined Architecture
Kotturi, D., Yoo, S.-M., & Blizzard, J. (2005) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2005.1465670 · Cited by 34 · see citing works
A low-cost S-box for the Advanced Encryption Standard using normal basis
Kermani, M. M., & Reyhani-Masoleh, A. (2009) · IEEE International Conference on Electro Information Technology · doi:10.1109/eit.2009.5189583 · Cited by 34 · see citing works
PSP: Parallel sub-pipelined architecture for high throughput AES on FPGA and ASIC
Rahimunnisa, K., Karthigaikumar, P., Christy, N., et al. (2013) · Open Computer Science · doi:10.2478/s13537-013-0112-2 · Cited by 31 · see citing works
Real-time efficient FPGA implementation of aes algorithm
Al-Maraghi, M., Hesham, S., & Ghany, M. A. A. E. (2013) · IEEE International SOC Conference (SOCC) · doi:10.1109/socc.2013.6749688 · Cited by 31 · see citing works
Compact FPGA implementation of 32-bits AES algorithm using Block RAM
Huang, C.-W., Chang, C.-J., Lin, M.-Y., et al. (2007) · IEEE Region 10 Conference (TENCON) · doi:10.1109/tencon.2007.4429126 · Cited by 27 · see citing works
High Throughput, low cost, Fully Pipelined Architecture for AES Crypto Chip
Iyer, N. C., Anandmohan, P. V., Poornaiah, D. V., et al. (2006) · IEEE India Conference · doi:10.1109/indcon.2006.302814 · Cited by 27 · see citing works
AES algorithm implementation - an efficient approach for sequential and pipeline architectures
Saqib, N. A., Rodríguez‐Henríquez, F., & Díaz-Pérez, A. (2004) · doi:10.1109/enc.2003.1232885 · Cited by 26 · see citing works
An Optimized Implementation of the S-Box using Residues of Prime Numbers
Abuelyman, E. S., Alsehibani, A.-A. S., & Arabia, S. (2008) · Cited by 25 · see citing works
A Design of AES Encryption Circuit with 128-bit Keys Using Look-Up Table Ring on FPGA
QIN, H. (2006) · IEICE Transactions on Information and Systems · doi:10.1093/ietisy/e89-d.3.1139 · Cited by 24 · see citing works
Computational Intelligence and Information Technology
Das, V. V., & Thankachan, N. (2011) · Communications in computer and information science · doi:10.1007/978-3-642-25734-6 · Cited by 24 · see citing works
Efficient Hardware Realization of Advanced Encryption Standard Algorithm using Virtex-5 FPGA
Rais, M. H., Qasim, S. M., & Arabia, S. (2009) · Cited by 23 · see citing works
Implementation of An Optimized and Pipelined Combinational Logic Rijndael S-Box on FPGA
Rashidi, B., & Rashidi, B. (2012) · International Journal of Computer Network and Information Security · doi:10.5815/ijcnis.2013.01.05 · Cited by 22 · see citing works
A combinational logic implementation of S-box of AES
Shastry, P. V. S., Agnihotri, A., Kachhwaha, D., et al. (2011) · Conference proceedings · doi:10.1109/mwscas.2011.6026559 · Cited by 22 · see citing works
An FPGA Based Performance Analysis of Pipelining and Unrolling of AES Algorithm
Nalini, C., Nagaraj, Anandmohan, P. V., et al. (2006) · International Conference on Advanced Computing and Communications (ADCOM) · doi:10.1109/adcom.2006.4289939 · Cited by 20 · see citing works
FPGA implementation of AES-based crypto processor
Anwar, H., Daneshtalab, M., Ebrahimi, M., et al. (2013) · IEEE International Conference on Electronics, Circuits and Systems (ICECS) · doi:10.1109/icecs.2013.6815431 · Cited by 20 · see citing works
FPGA Implementation and Performance Evaluation of AES-CCM Cores for Wireless Networks
Algredo‐Badillo, I., Feregrino-Uribe, C., Cumplido, R., et al. (2008) · International Conference on ReConFigurable Computing and FPGAs (ReConFig) · doi:10.1109/reconfig.2008.54 · Cited by 19 · see citing works
Proceedings of the 19th ACM Great Lakes symposium on VLSI
Lombardi, F., USA, G. '. G. L. S. O. V. 2. 2. P. R. I., Association for Computing Machinery-Digital Library, et al. (2009) · doi:10.1145/1531542 · Cited by 19 · see citing works
Fast composite field S-box architectures for advanced encryption standard
Liu, R., & Parhi, K. K. (2008) · ACM Great Lakes Symposium on VLSI (GLSVLSI) · doi:10.1145/1366110.1366128 · Cited by 18 · see citing works
Using a pipelined S-box in compact AES hardware implementations
Wang, C., & Heys, H. M. (2010) · IEEE Interregional NEWCAS Conference (NEWCAS) · doi:10.1109/newcas.2010.5603920 · Cited by 18 · see citing works
IEEE International Conference on Signal Processing and Communications, 2007, ICSPC 2007
Sgardoni, V., Ferré, P., Doufexi, A., et al. (2007) · Bristol Research (University of Bristol) · Cited by 17 · see citing works
An Improved Identity-Based KCDSA Signcryption Scheme
Li, F., & Xu, C. (2007) · doi:10.1109/isdpe.2007.128 · Cited by 16 · see citing works
Efficient Hardware Architectures for AES on FPGA
Iyer, N. C., Anandmohan, P. V., Poornaiah, D. V., et al. (2011) · Communications in computer and information science · doi:10.1007/978-3-642-25734-6_37 · Cited by 14 · see citing works
Loop parallelization and pipelining implementation of AES algorithm using OpenMP and FPGA
Banu, J. S., Vanitha, M., Vaideeswaran, J., et al. (2013) · IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology · doi:10.1109/ice-ccn.2013.6528547 · Cited by 13 · see citing works
High Performance AES Design using Pipelining Structure over GF((24)2)
Abdel-Hafeez, S., Sawalmeh, A., & Bataineh, S. (2007) · doi:10.1109/icspc.2007.4728419 · Cited by 13 · see citing works
Cell array reconfigurable architecture for high-efficiency AES system
Li, H., Ding, J., & Pan, Y. (2012) · Microelectronics Reliability · doi:10.1016/j.microrel.2012.04.020 · Cited by 12 · see citing works
A novel area-throughput optimized architecture for the AES algorithm
Samiee, H., Atani, R. E., & Amindavar, H. R. (2011) · International Conference on Electronic Devices, Systems and Applications · doi:10.1109/icedsa.2011.5959055 · Cited by 12 · see citing works
A High-Speed, Fully-Pipelined VLSI Architecture for Real-Time AES
Fayed, M. M., El-Kharashi, M. W., & Gebali, F. (2006) · doi:10.1109/itict.2006.358286 · Cited by 12 · see citing works
An efficient implementation of CBC mode Rijndeal AES on an FPGA
Elsayed, G., Elramly, S., Hasan, B. E., et al. (2008) · National Radio Science Conference · doi:10.1109/nrsc.2008.4542373 · Cited by 11 · see citing works
2009 4th International Design and Test Workshop (IDT)
(2009) · doi:10.1109/idt16232.2009 · Cited by 10 · see citing works
Sireesha, K., Rao, S. M., & Tech, M. (2013) · Cited by 9 · see citing works
FPGA implementation of Rijndael algorithm using reduced residue of prime numbers
Rais, M. H., & Qasim, S. M. (2009) · International Design and Test Workshop (IDT) · doi:10.1109/idt.2009.5404130 · Cited by 9 · see citing works
Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA
Pérez, O. L. V., Berviller, Y., Tanougast, C., et al. (2006) · IEEE International Symposium on Industrial Electronics (ISIE) · doi:10.1109/isie.2006.296142 · Cited by 8 · see citing works
An Effective Storage Encryption Solution
Ahmed, S. (2013) · Indian Journal of Science and Technology · doi:10.17485/ijst/2013/v6i4.18 · Cited by 5 · see citing works
Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays
Trimberger, S., & Tessier, R. (2003) · doi:10.1145/611817 · Cited by 3 · see citing works
Flagged first, then by citations
Cited by
Sorted by citations
Malal, A., & Tezcan, C. (2026) · Journal of Cryptographic Engineering · doi:10.1007/s13389-025-00388-2 · Cited by 3 · see citing works
“This approach reduces algorithmic latency compared to precomputed designs, such as the one proposed by [5], which relies on precomputed round keys and lacks this flexibility.”
Influential
- Authors
- Soltani, A., & Sharifian, S.
- Affiliations
- Amirkabir University of Technology (IR)
- Corresponding author
- Soltani, Abolfazl
- Venue
- Microprocessors and Microsystems
- Publisher
- Elsevier BV
- Published
- 2015-10
- Volume
- 39
- Issue
- 7
- Pages
- 480-493
- ISSN
- 0141-9331 (ISSN-L)
- OpenAlex
- W1002902646
- Cited by
- 100
- References
- 92
- Citations by year
- 2026: 6 · 2025: 6 · 2024: 10 · 2023: 9 · 2022: 11 · 2021: 14 · 2020: 11 · 2019: 9 · 2018: 8 · 2017: 5 · 2016: 11
- FWCI
- 7.84
- Type
- journal article
- Language
- en
- Open access
- closed
- Locations
- Microprocessors and Microsystems (publishedVersion)
- Topics
- Physical Sciences › Computer Science › Artificial Intelligence › Cryptographic Implementations and Security
- Physical Sciences › Computer Science › Information Systems › Cryptography and Residue Arithmetic
- Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
- Keywords
- AES, FPGA implementation, S-box, pipelining, loop unrolling, high-throughput encryption, ECB mode, CTR mode, symmetric encryption, area-delay tradeoff
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
