Student or educator? Sign up with your school email and get 6 months of Pro free.
Cited by 934

The DOI matches its Crossref record; 2 of the 2 references it cites were found in a registry or an index.

Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters

Open access
Yu, Woo Jong, Li, Zheng, Zhou, Hailong, Chen, Yu, Wang, Yang, Huang, Yu, Duan, Xiangfeng·2013·Nature Materials

Abstract

The layered materials such as graphene have attracted considerable interest for future electronics. Here we report the vertical integration of multi-heterostructures of layered materials to enable high current density vertical field-effect transistors (VFETs). An n-channel VFET is created by sandwiching few-layer molybdenum disulfide (MoS2) as the semiconducting channel between a monolayer graphene and a metal thin film. The VFETs exhibit a room temperature on-off ratio >103, while at same time deliver a high current density up to 5,000 A/cm2, sufficient for high performance logic applications. This study offers a general strategy for the vertical integration of various layered materials to obtain both p- and n-channel transistors for complementary logic functions. A complementary inverter with larger than unit voltage gain is demonstrated by vertically stacking the layered materials of graphene, Bi2Sr2Co2O8 (p-channel), graphene, MoS2 (n-channel), and metal thin film in sequence. The ability to simultaneously achieve high on-off ratio, high current density, and logic integration in the vertically stacked multi-heterostructures can open up a new dimension for future electronics to enable three-dimensional integration.

Overview

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Integrity signals

Registry

Crossref · 10.1038/nmat3518

Cites

2 of 2 references verified0 citation errors · 0 not checkable

Statistics

Verification

Claims the paper makes

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Self-check

Percentages, sums and reported differences re-computed from the paper’s own numbers.

The self-check needs the paper’s full text.

Citations

Cites

Show all 2 references

Cited by

See all 934

Metadata

Authors
Yu, W. J., Li, Z., Zhou, H., Chen, Y., Wang, Y., Huang, Y., & Duan, X.
Venue
Nature Materials
Published
2012-12-16
Volume
12
Issue
3
Pages
246-252
ISSN
  • 1476-1122 (ISSN-L)
  • 1476-4660
OpenAlex
W2129024591
Cited by
934
References
2
FWCI
28.09
Type
journal article
Language
en
Open access
green

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

How to cite

Cite CoChat for the checks on this page, and the paper for its own findings.

This page
CoChat. (2026). Citation check: Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters. https://app.cochat.ai/papers/10.1038/nmat3518
The paper
Yu, W. J., Li, Z., Zhou, H., Chen, Y., Wang, Y., Huang, Y., & Duan, X. (2013). Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters. Nature Materials. https://doi.org/10.1038/nmat3518

Data sources

Bibliographic data: Semantic Scholar, OpenAlex, Crossref.

Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).

Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.