The DOI matches its Crossref record; 3 of the 3 references it cites were found in a registry or an index.
CMOS current mode winner-take-all circuit with both excitatory and inhibitory feedback
Abstract
A CMOS current-mode winner-take-all circuit is presented. Its operation is discussed and simulation results are reported. The circuit contains both excitatory and inhibitory feedback; as a result, the circuit has higher resolution and speed than an existing current-mode winner-take-all circuit.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“Some studies proposed to implement the argmax() function via hardware128–148, which could be beneficial to reduce the total transistor count and power consumption while at the same time increasing the throughput.”
From Hardware implementation of memristor-based artificial neural networks (2024) · cites this paper as [135]
Citations
Cites
Winner-Take-All Networks of O(N) Complexity
Lazzaro, J., Ryckebusch, S., Mahowald, M. A., & Mead, C. A. (1988) · doi:10.21236/ada451466 · Cited by 582
A modular CMOS design of a Hamming network
Robinson, M. E., Yoneda, H., & Sánchez‐Sinencio, E. (1992) · IEEE Transactions on Neural Networks · doi:10.1109/72.129417 · Cited by 60
Synthetic neural systems using current-mode circuits
Andreou, A. G. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.1990.112501 · Cited by 24
Cited by
Sorted by citations
Hardware implementation of memristor-based artificial neural networks
Aguirre, F., Sebastian, A., Le Gallo, M., Song, W., Wang, T., Yang, J. J., Lu, W., Chang, M.-F., Ielmini, D., Yang, Y., et al. (2024) · Nature Communications · doi:10.1038/s41467-024-45670-9 · Cited by 564
Serb, A., Bill, J., Khiat, A., Berdan, R., Legenstein, R. A., & Prodromakis, T. (2016) · Nature Communications · doi:10.1038/ncomms12611 · Cited by 340
Computation with Spikes in a Winner-Take-All Network
Oster, M., Douglas, R. J., & Liu, S. (2009) · Neural Computation · doi:10.1162/neco.2009.07-08-829 · Cited by 114
Biophysiologically Plausible Implementations of the Maximum Operation
Yu, A. J., Giese, M. A., & Poggio, T. (2002) · Neural Computation · doi:10.1162/089976602760805313 · Cited by 96
Neuromorphic analog VLSI sensor for visual tracking: circuits and application examples
Indiveri, G. (1999) · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · doi:10.1109/82.803473 · Cited by 90
Modeling Selective Attention Using a Neuromorphic Analog VLSI Device
Indiveri, G. (2000) · Neural Computation · doi:10.1162/089976600300014755 · Cited by 86
A Current-Mode Hysteretic Winner-take-all Network, with Excitatory and Inhibitory Coupling
Indiveri, G. (2001) · Analog Integrated Circuits and Signal Processing · doi:10.1023/a:1011208127849 · Cited by 75
High-speed and high-precision current winner-take-all circuit
Fish, A., Milrud, V., & Yadid-Pecht, O. (2005) · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · doi:10.1109/tcsii.2004.842062 · Cited by 56
Dynamics of a Winner-Take-All Neural Network
Fang, Y. M., Cohen, M. A., & Kincaid, T. G. (1996) · Neural Networks · doi:10.1016/0893-6080(96)00019-6 · Cited by 46
CMOS current mode winner-take-all circuit with distributedhysteresis
DeWeerth, S. P., & Morris, T. G. (1995) · Electronics Letters · doi:10.1049/el:19950729 · Cited by 42
An Online Unsupervised Structural Plasticity Algorithm for Spiking Neural Networks
Roy, S., & Basu, A. (2016) · IEEE Transactions on Neural Networks and Learning Systems · doi:10.1109/tnnls.2016.2582517 · Cited by 38
Quantification of a Spike-Based Winner-Take-All VLSI Network
Oster, M., Wang, Y., Douglas, R. J., & Liu, S. (2008) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2008.923430 · Cited by 33
Selective Attention in Multi-Chip Address-Event Systems
Bartolozzi, C., & Indiveri, G. (2009) · Sensors · doi:10.3390/s90705076 · Cited by 33
Low power current-mode binary-tree asynchronous Min/Max circuit
Dlugosz, R. T., & Talaśka, T. (2010) · Microelectronics Journal · doi:10.1016/j.mejo.2009.12.009 · Cited by 31
Efficient training of neural gas vector quantizers with analog circuit implementation
Rovetta, S., & Zunino, R. (1999) · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · doi:10.1109/82.769777 · Cited by 28
Fish, A., Turchin, D., & Yadid-Pecht, O. (2003) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2002.807250 · Cited by 27
Winner-Take-All Networks with Lateral Excitation
Indiveri, G. (1997) · Analog Integrated Circuits and Signal Processing · doi:10.1023/a:1008200515504 · Cited by 23
Inhibitory mechanism analysis of complexity O(N) MOS winner-take-all networks
Pedroni, V. A. (1995) · IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications · doi:10.1109/81.376871 · Cited by 22
Improving the resolution of Lazzaro winner-take-all circuit
Sekerkiran, B., & Çilingiroğlu, U. (2002) · IEEE International Conference on Neural Networks/IEEE ... International Conference on Neural Networks · doi:10.1109/icnn.1997.616164 · Cited by 21
CMOS current/voltage mode winner-take-all circuit with spatial filtering
Fish, A., & Yadid-Pecht, O. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2001.921391 · Cited by 21
Liu, C.-K., Chen, H., Imani, M., Ni, K., Kazemi, A., Laguna, A. F., Niemier, M. T., Hu, X. S., Zhao, L., Zhuo, C., et al. (2022) · International Conference on Computer Aided Design · doi:10.1145/3508352.3549412 · Cited by 36
Fish, A., Akselrod, D., & Yadid-Pecht, O. (2004) · Analog Integrated Circuits and Signal Processing · doi:10.1023/b:alog.0000029661.59987.3c · Cited by 20
Winner-take-all in a phase oscillator system with adaptation
Burylko, O., Kazanovich, Y. B., & Borisyuk, R. M. (2018) · Scientific Reports · doi:10.1038/s41598-017-18666-3 · Cited by 17
A high speed and high resolution VLSI Winner-take-all circuit for neural networks and fuzzy systems
Rahman, M., Baishnab, K. L., & Talukdar, F. A. (2009) · International Symposium on Signals, Circuits and Systems · doi:10.1109/isscs.2009.5206225 · Cited by 16
An ASIC for Hartmann-Shack wavefront detection
Droste, D., & Bille, J. F. (2002) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.982423 · Cited by 18
A voltage based winner takes all circuit for analog neural networks
Starzyk, J. A., & Jan, Y.-W. (2002) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.1996.594211 · Cited by 14
Self-citationA Consistent Model for Lazzaro Winner-Take-All Circuit With Invariant Subthreshold Behavior
Costea, R. L., & Marinov, C. A. (2015) · IEEE Transactions on Neural Networks and Learning Systems · doi:10.1109/tnnls.2015.2489862 · Cited by 13
A high-precision high-resolution WTA-MAX circuit of O(N) complexity
Aksin, D. Y. (2002) · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · doi:10.1109/82.996058 · Cited by 14
HIGH SPEED HIGH PRECISION VOLTAGE-MODE MAX AND MIN CIRCUITS
Kazeminia, S., Khoei, A., & Hadidi, K. (2007) · Journal of Circuits Systems and Computers · doi:10.1142/s0218126607003642 · Cited by 13
An analogue vector matching architecture
Collins, S., Brown, D. R., & Marshall, G. F. (1995) · Analog Integrated Circuits and Signal Processing · doi:10.1007/bf01240838 · Cited by 13
1-V bulk-driven CMOS analog programmable winner-takes-all circuit
Hung, Y.-C., Liu, B.-D., & Tsai, C.-Y. (2006) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-006-8448-3 · Cited by 11
High-reliability programmable CMOS WTA∕LTA circuit of O(N) complexity using a single comparator
Hung, Y.-C., & Liu, B.-D. (2004) · IEE Proceedings - Circuits Devices and Systems · doi:10.1049/ip-cds:20040654 · Cited by 10
Analog VLSI circuits for manufacturing inspection
Morris, T. G., Wilson, D. M., & DeWeerth, P. (2002) · Conference on Advanced Research in VLSI · doi:10.1109/arvlsi.1995.515624 · Cited by 10
Up-to-Date Bibliography of Current-Mode Design
Vidal, E., Alarcón, E., & Gilbert, B. (2004) · Analog Integrated Circuits and Signal Processing · doi:10.1023/b:alog.0000011171.95948.34 · Cited by 8
A Normalizing aVLSI Network with Controllable Winner-Take-All Properties
Liu, S. (2002) · Analog Integrated Circuits and Signal Processing · doi:10.1023/a:1014424822006 · Cited by 8
Design of high performance CMOS current-mode winner-take-all circuit
Yu, C.-C., Tang, Y.-C., & Liu, B.-D. (2003) · IEEE International Conference on ASIC (ASICON) · doi:10.1109/icasic.2003.1277613 · Cited by 7
A high resolution CMOS winner-take-all circuit
Sekerkiran, B., & Çilingiroğlu, U. (2002) · IEEE International Conference on Neural Networks/IEEE ... International Conference on Neural Networks · doi:10.1109/icnn.1995.488984 · Cited by 8
Winner-Take-All-Based Visual Motion Sensors
Ozalevli, E., Hasler, P. E., & Higgins, C. M. (2006) · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · doi:10.1109/tcsii.2006.875378 · Cited by 7
A novel current-mode Winner-Take-All topology
Moro‐Frías, D., Sanz, M. T., & Cruz‐Blas, C. A. D. L. (2011) · European Conference on Circuit Theory and Design · doi:10.1109/ecctd.2011.6043295 · Cited by 6
Winner-Take-All Networks with Lateral Excitation
Indiveri, G. (2007) · Springer eBooks · doi:10.1007/978-0-585-28001-1_16 · Cited by 6
A CMOS winner-takes-all circuit for self-organizing neural networks
Lee, K. (1998) · International Journal of Electronics · doi:10.1080/002072198134896 · Cited by 5
An Optical Adaptive Device and Its Application to a Competitive Learning Circuit
Tsuji, K., Yonezu, H., Hosono, K., Shibao, K., Ohshima, N., & Pak, K. (1995) · Japanese Journal of Applied Physics · doi:10.1143/jjap.34.1056 · Cited by 5
Active Pixel Sensor Design: From Pixels to Systems
Fish, A., & Yadid-Pecht, O. (2004) · Springer eBooks · doi:10.1007/1-4020-7962-1_4 · Cited by 4
Fish, A., Milrud, V., & Yadid-Pecht, O. (2004) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2004.1329138 · Cited by 4
Indiveri, G. (2004) · Springer eBooks · doi:10.1007/978-1-4020-2782-6_5 · Cited by 4
VLSI implementation of binary relation inference network in solving shortest path problems
Tong, C. W., & Lam, K. P. (2002) · IEEE International Conference on Neural Networks/IEEE ... International Conference on Neural Networks · doi:10.1109/icnn.1994.374547 · Cited by 4
A mixed signal enhanced WTA tracking system via 2-D dynamic element matching
Akselrod, D., Fish, A., & Yadid-Pecht, O. (2003) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2002.1010334 · Cited by 4
High-speed CMOS wavefront sensor with resistive-ring networks of winner-take-all circuits
Nirmaier, T., Diez, C. A., & Bille, J. F. (2005) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2005.857350 · Cited by 3
A low-power, high-resolution WTA utilizing translinear-loop pre-amplifier
Hsieh, H.-Y., Tang, K., Tsai, Z.-H., & Chen, H. (2010) · International Joint Conference on Neural Networks (IJCNN) · doi:10.1109/ijcnn.2010.5596547 · Cited by 3
Yoo, S., Holla, A., Sanyal, S., Kim, D. E., Iacopi, F., Biswas, D., Myers, J., & Roy, K. (2025) · ACM/IEEE Design Automation Conference (DAC) · doi:10.1109/dac63849.2025.11132522 · Cited by 2
Sparse Coding in Sparse Winner Networks
Starzyk, J. A., Liu, Y., & Vogel, D. D. (2007) · Lecture notes in computer science · doi:10.1007/978-3-540-72393-6_64 · Cited by 2
Self-citationA Content-Addressable Memory Using “Switched Diffusion Analog Memory with Feedback Circuit”
Harada, T., Sato, S., & Nakajima, K. (2000) · Analog Integrated Circuits and Signal Processing · doi:10.1023/a:1008342301402 · Cited by 2
A silicon retina with controllable winner-take-all properties
Liu, S. (2003) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2003.1206327 · Cited by 2
A high precision VLSI loser-take-all circuit for neural networks and fuzzy systems
Rahman, M., Baishnab, K. L., & Talukdar, F. A. (2009) · IEEE International Conference on Computational Intelligence for Measurement Systems and Applications (CIMSA) · doi:10.1109/cimsa.2009.5069912 · Cited by 2
High Speed High Precision Voltage-Mode MAX and MIN Circuits
Kazeminia, S., Khoei, A., & Hadidi, K. (2006) · IEEE International Conference on Electronics, Circuits and Systems (ICECS) · doi:10.1109/icecs.2006.379778 · Cited by 2
A 200µv resolution and high speed VLSI Winner-take-all circuit for self-organising neural network
Baishnab, K. L., Rahaman, M., & Talukdar, F. A. (2009) · International Conference on Methods and Models in Computer Science (ICM2CS) · doi:10.1109/icm2cs.2009.5397942 · Cited by 2
Designing a Winner–Loser Gap for WTA in Subthreshold. Resolution Performance Revisited
Marinov, C. A., & Costea, R. L. (2022) · Circuits Systems and Signal Processing · doi:10.1007/s00034-022-02100-9 · Cited by 2
Connectionist network for dynamic programming problems
Lam, K. P., & Tong, C. W. (1997) · IEE Proceedings - Computers and Digital Techniques · doi:10.1049/ip-cdt:19970824 · Cited by 2
High speed and high resolution current loser-take-all circuit of O(N) complexity
Fish, A., Milrud, V., & Yadid-Pecht, O. (2005) · IEEE International Conference on Electronics, Circuits and Systems (ICECS) · doi:10.1109/icecs.2004.1399658 · Cited by 2
Spike Detection and Characterization
Holleman, J. H., Zhang, F., & Otis, B. P. (2010) · Springer eBooks · doi:10.1007/978-1-4419-6727-5_7 · Cited by 2
CMOS Nonlinear Signal Processing Circuits
Hùng, & Cherng, Y. (2010) · InTech eBooks · doi:10.5772/8630 · Cited by 1
A VLSI Design for Scalable High-Speed Digital Winner-Take-All Circuit
Yoon, M. (2015) · JSTS Journal of Semiconductor Technology and Science · doi:10.5573/jsts.2015.15.2.177 · Cited by 1
Singh, J. K., & Kapur, G. (2022) · Integration · doi:10.1016/j.vlsi.2022.08.009 · Cited by 1
Fish, A., Turchin, D., & Yadid-Pecht, O. (2003) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2002.1010991 · Cited by 1
A scalable high-precision CMOS max/min circuit using single comparator
Hung, Y.-C., & Liu, B.-D. (2003) · AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360) · doi:10.1109/apasic.1999.824064 · Cited by 1
Hierarchical self-organizing learning systems for embodied intelligence
Starzyk, J. A., & Liu, Y. (2009) · Cited by 1
Self-citationA High-Resolution and Low-Power Maximum Circuit for Application in Fuzzy Systems
Hadidi, T. T. A. K. K. (2007) · Cited by 1
Biologically Plausible Neural Circuits for Realization of Maximum Operations
Yu, A. J., Giese, M. A., & Poggio, T. (2001) · DSpace@MIT (Massachusetts Institute of Technology)
An Analog VLSI Architecture for High Speed, Low Power Object Tracking
Habibi, M., & Sayedi, S. M. (2009) · International Journal of Distributed Sensor Networks · doi:10.1080/15501320802581557
Four Bit Priority Resolution Network Using Current Mode Winner Take all Circuit
Cao, W. Q., Zhu, H. Y., & Tu, G. (2014) · Advanced materials research · doi:10.4028/www.scientific.net/amr.889-890.886
Examples of Optoelectronic Integrated Circuits
Zimmermann, H. (2009) · Springer series in optical sciences/SPringer series in optical sciences · doi:10.1007/978-3-642-01521-2_12
Visual Motion Sensors and Neuromorphic Obstacle Avoidance System
m.Tech, D., Pavani, S., sushma, K. S., Chaitanya, K., & Sreedhar, V. (2014) · IOSR Journal of Electronics and Communication Engineering · doi:10.9790/2834-09332229
Chapter 5 NEUROMORPHIC ENGINEERING
Indiveri, G. (2004)
Examples of Optoelectronic Integrated Circuits
Zimmermann, H. (2018) · Springer series in advanced microelectronics · doi:10.1007/978-3-030-05822-7_6
Metadata
- Authors
- Starzyk, J. A., & Fang, X.
- Affiliations
- Ohio University (US)
- ORCID
- Starzyk, J.A.
- Venue
- Electronics Letters
- Published
- 1993-05-13
- Volume
- 29
- Issue
- 10
- Pages
- 908-910
- ISSN
- 0013-5194 (ISSN-L)
- 1350-911X
- OpenAlex
- W1977544739
- Cited by
- 75
- References
- 3
- Citations by year
- 2025: 1 · 2024: 1 · 2022: 3 · 2018: 2 · 2016: 3 · 2015: 2 · 2014: 2
- FWCI
- 2.03
- Type
- journal article
- Language
- en
- Open access
- closed
- Locations
- Electronics Letters (publishedVersion)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Analog and Mixed-Signal Circuit Design
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
- Keywords
- winner-take-all circuit, current-mode circuits, CMOS circuits, inhibitory feedback, neural network circuits
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
