Cited by 225Cellular Automata and ApplicationsVLSI and Analog Circuit TestingVLSI and FPGA Design Techniques

Parallel random number generation for VLSI systems using cellular automata

Hortensius, P.D., McLeod, R.D., Card, H.C.·1989·IEEE Transactions on Computers

Abstract

A novel random number generation (RNG) architecture of particular importance in VLSI for fine-grained parallel processing is proposed. It is demonstrated that efficient parallel pseudorandom sequence generation can be accomplished using certain elementary one-dimensional cellular automata (two binary states per site and only nearest-neighbor connections). The pseudorandom numbers appear in parallel from various cells in the cellular automaton on each clock cycle and pass standard empirical random number tests. Applications have been demonstrated in the design and analysis of special-purpose accelerators for Monte Carlo simulation of large intractable systems. In addition, significant advantages in pseudorandom built-in self-test of VLSI circuits using cellular automata based RNGs have been demonstrated.>

Integrity signals

Registry

Crossref · 10.1109/12.35843

Cites

15 of 15 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Parallel random bit generation methods could dramatically improve the generation rate and scalability by producing many random bits simultaneously.

    “Parallel random bit generation methods could dramatically improve the generation rate and scalability by producing many random bits simultaneously.”

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Hortensius, P. D., McLeod, R. D., & Card, H. C.
Affiliations
  • IBM Research - Thomas J. Watson Research Center (US)
  • University of Manitoba (CA)
Venue
IEEE Transactions on Computers
Published
1989
Volume
38
Issue
10
Pages
1466-1473
ISSN
0018-9340 (ISSN-L)
OpenAlex
W2138274182
Cited by
225
References
15
Citations by year
2026: 1 · 2025: 7 · 2023: 7 · 2022: 4 · 2021: 3 · 2020: 6 · 2019: 6 · 2018: 9 · 2017: 2 · 2016: 3 · 2015: 2 · 2014: 9 · 2013: 4 · 2012: 9
FWCI
3.53
Type
journal article
Language
en
Open access
closed
Locations
IEEE Transactions on Computers (publishedVersion)
Topics
  • Physical Sciences › Computer Science › Computational Theory and Mathematics › Cellular Automata and Applications
  • Physical Sciences › Computer Science › Hardware and Architecture › VLSI and Analog Circuit Testing
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › VLSI and FPGA Design Techniques
Keywords
random number generation, cellular automata, pseudorandom sequence generation, VLSI architecture, built-in self-test

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review