Cited by 1,329Analog and Mixed-Signal Circuit DesignRadio Frequency Integrated Circuit DesignLow-power high-performance VLSI design

A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure

Liu, Chun-Cheng, Chang, Soon-Jyh, Huang, Guan-Ying, Lin, Ying-Zu·2010·IEEE Journal of Solid-State Circuits

Abstract

This paper presents a low-power 10-bit 50-MS/s successive approximation register (SAR) analog-to-digital converter (ADC) that uses a monotonic capacitor switching procedure. Compared to converters that use the conventional procedure, the average switching energy and total capacitance are reduced by about 81% and 50%, respectively. In the switching procedure, the input common-mode voltage gradually converges to ground. An improved comparator diminishes the signal-dependent offset caused by the input common-mode voltage variation. The prototype was fabricated using 0.13-¿m 1P8M CMOS technology. At a 1.2-V supply and 50 MS/s, the ADC achieves an SNDR of 57.0 dB and consumes 0.826 mW, resulting in a figure of merit (FOM) of 29 fJ/conversion-step. The ADC core occupies an active area of only 195 × 265 ¿m2.

Integrity signals

Registry

Crossref · 10.1109/jssc.2010.2042254

Cites

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Latch offset, when the common-mode voltage is kept constant, is not affected by input values, is almost time invariant, and slightly influences ADC linearity.

    “In fact, the latch offset, when the common-mode voltage is kept constant, is not affected by the input values and, in consequence, is almost time invariant and slightly influence the ADC linearity [16].”

Cited by

Sorted by citations

Authors
Liu, C.-C., Chang, S.-J., Huang, G.-Y., & Lin, Y.-Z.
Affiliations
National Cheng Kung University (TW)
Venue
IEEE Journal of Solid-State Circuits
Published
2010-04
Volume
45
Issue
4
Pages
731-740
ISSN
  • 0018-9200 (ISSN-L)
  • 1558-173X
OpenAlex
W2101004723
Cited by
1,329
References
0
Citations by year
2026: 53 · 2025: 98 · 2024: 89 · 2023: 98 · 2022: 90 · 2021: 87 · 2020: 77 · 2019: 107 · 2018: 104 · 2017: 93 · 2016: 110 · 2015: 92 · 2014: 99 · 2013: 65 · 2012: 42
FWCI
24.92
Type
journal article
Language
en
Open access
closed
Locations
IEEE Journal of Solid-State Circuits (publishedVersion)
Topics
  • Physical Sciences › Engineering › Biomedical Engineering › Analog and Mixed-Signal Circuit Design
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Radio Frequency Integrated Circuit Design
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
Keywords
successive approximation register ADC, comparator offset cancellation, low-power analog-to-digital converter

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review