Cited by 28Analog and Mixed-Signal Circuit DesignLow-power high-performance VLSI designAdvancements in PLL and VCO Technologies

Understanding Metastability in SAR ADCs: Part II: Asynchronous

Yu, Andrew, Bankman, Daniel, Zheng, Kevin, Murmann, Boris·2019·IEEE Solid-State Circuits Magazine

Abstract

This article is the second part of our tutorial on metastability in successive approximation register (SAR) analog-to-digital converters (ADCs). Having covered the synchronous topology in Part I in the Spring 2019 issue of IEEE Solid-State Circuits Magazine, we now investigate its asynchronous (or self-timed) counterpart. Even though the idea of successive approximation is rather old, it was not until 2006 that the benefits of asynchronous timing were unleashed through a seminal contribution by Chen et al. [1]. Since then, the asynchronous variant has emerged as a very popular option to achieve higher speeds and tame metastability issues more gracefully. The latter aspect is the focus of this article.

Integrity signals

Registry

Crossref · 10.1109/mssc.2019.2922890

Cites

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Asynchronous time allocation reduces the data Code Error Rate compared with a synchronous counterpart of the same resolution, due to an exponential reduction in the probability of a metastability event.

    “As shown in [10], this feature reduces the data Code Error Rate of the converter, CER, due to the exponential reduction, when compared with its synchronous counterpart of same resolution, in the probability of a metastability event occurring in the conversion of a sample, P meta .”
  • In asynchronous SAR ADCs, the available conversion time is allocated to each comparison according to its difficulty, so more time can be used for harder comparisons.

    “In consequence, more time can be employed in the harder comparisons.”

Cited by

Sorted by citations

Authors
Yu, A., Bankman, D., Zheng, K., & Murmann, B.
Affiliations
  • Massachusetts Institute of Technology (US)
  • Stanford University (US)
Venue
IEEE Solid-State Circuits Magazine
Published
2019
Volume
11
Issue
3
Pages
16-32
ISSN
  • 1943-0582 (ISSN-L)
  • 1943-0590
OpenAlex
W4242642979
Cited by
28
References
0
Citations by year
2026: 1 · 2025: 5 · 2024: 6 · 2023: 4 · 2022: 5 · 2021: 4 · 2020: 3
FWCI
1.06
Type
journal article
Language
en
Open access
closed
Locations
IEEE Solid-State Circuits Magazine (publishedVersion)
Topics
  • Physical Sciences › Engineering › Biomedical Engineering › Analog and Mixed-Signal Circuit Design
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Advancements in PLL and VCO Technologies
Keywords
metastability, successive approximation register ADC, asynchronous ADC, asynchronous circuits, analog-to-digital converter, high-speed ADC

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review