The DOI matches its Crossref record.
Route packets, net wires: on-chip inteconnectoin networks
Abstract
Using on-chip interconnection networks in place of ad-hoc glo-bal wiring structures the top level wires on a chip and facilitates modular design. With this approach, system modules (processors, memories, peripherals, etc...) communicate by sending packets to one another over the network. The structured network wiring gives well-controlled electrical parameters that eliminate timing iterations and enable the use of high-performance circuits to reduce latency and increase bandwidth. The area overhead required to implement an on-chip network is modest, we estimate 6.6%. This paper introduces the concept of on-chip networks, sketches a simple network, and discusses some challenges in the architecture and design of these networks.
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
Cited by
(2006) · Cited by 1,979
A survey of research and practices of Network-on-chip
Bjerregaard, T., & Mahadevan, S. (2006) · ACM Computing Surveys · doi:10.1145/1132952.1132953 · Cited by 1,648
Energy-aware mapping for tile-based NoC architectures under performance constraints
Hu, J., & Marculescu, R. (2003) · Proceedings of the 2003 conference on Asia South Pacific design automation - ASPDAC · doi:10.1145/1119772.1119818 · Cited by 580
Reconfigurable router using RLBS algorithm
Oommen, D., & Pradeep, C. (2012) · 2012 12th International Conference on Intelligent Systems Design and Applications (ISDA) · doi:10.1109/isda.2012.6416560
Metadata
- Authors
- Dally, W. J., & Towles, B.
- Venue
- Proceedings of the 38th conference on Design automation - DAC '01
- Publisher
- ACM Press
- Published
- 2001
- Pages
- 684-689
- ISSN
- 0738-100X (ISSN-L)
- OpenAlex
- W2123184444
- Cited by
- 3,196
- References
- 0
- FWCI
- 37.28
- Type
- conference paper
- Language
- en
- Open access
- closed
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
How to cite
Cite CoChat for the checks on this page, and the paper for its own findings.
- This page
- CoChat. (2026). Citation check: Route packets, net wires: on-chip inteconnectoin networks. https://app.cochat.ai/papers/10.1145/378239.379048
- The paper
- Dally, W. J., & Towles, B. (2001). Route packets, net wires: on-chip inteconnectoin networks. Proceedings of the 38th conference on Design automation - DAC '01. https://doi.org/10.1145/378239.379048
Data sources
Bibliographic data: Semantic Scholar, OpenAlex, Crossref.
Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).
Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.
