The DOI matches its Crossref record.
Margin-Maximization in Binarized Neural Networks for Optimizing Bit Error Tolerance
Abstract
To overcome the memory wall in neural network (NN) inference systems, recent studies have proposed to use approximate memory, in which the supply voltage and access latency parameters are tuned, for lower energy consumption and faster access at the cost of reliability. To tolerate the occuring bit errors, the state-of-the-art approaches apply bit flip injections to the NNs during training, which require high overheads and do not scale well for large NNs and high bit error rates. In this work, we focus on binarized NNs (BNNs), whose simpler structure allows better exploration of bit error tolerance metrics based on margins. We provide formal proofs to quantify the maximum number of bit flips that can be tolerated. With the proposed margin-based metrics and the well-known hinge loss for maximum margin classification in support vector machines (SVMs), we are able to construct a modified hinge loss (MHL) to train BNNs for bit error tolerance without any bit flip injections. Our experimental results indicate that the MHL enables the possibility for BNNs to tolerate higher bit error rates than with bit flip training and, therefore, allows to further lower the requirements on approximate memories used for BNNs.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“Nevertheless, binarized neural networks are highly robust to weight errors, which in many cases do not change neuron activation33,34.”
From Powering AI at the edge: A robust, memristor-based binarized neural network with near-memory computing and miniaturized solar cell (2024) · cites this paper as [34]
Citations
Cites
No references could be resolved yet.
Research works printed but not linked: 19
- 10.1145/3007787.3001165 · DOI · Paper page
- 10.1162/089976604773135104 · DOI
- sari, 2019, How does batch normalization help binary training?
- 10.1109/72.963771 · DOI
- 10.1109/TVLSI.2016.2644279 · DOI
- 10.1109/TVLSI.2017.2727528 · DOI
- 10.1109/ACCESS.2017.2742698 · DOI
- 10.1109/ISCAS.2018.8351255 · DOI
- yang, 0, Sram voltage scaling for energy-efficient convolutional neural networks, Quality Electronic Design (IS QED) 2017 18th International Symposium on, 7
- 10.1145/1015330.1015332 · DOI
- henwood, 2019, Layerwise noise maximisation to train low-energy deep neural networks
- 10.1109/ICNN.1997.616152 · DOI
- 10.1109/NANOARCH47378.2019.181300 · DOI
- 10.1109/AICAS.2019.8771544 · DOI · Paper page
- 10.1145/3352460.3358280 · DOI
- hubara, 2016, Bi-narized neural networks, Advances in neural information processing systems, 4107
- 10.1016/S0893-6080(98)00094-X · DOI
- buschjäger, 2020, Towards explainable bit error tolerance of resistive ram-based binarized neural networks, CoRR abs/2002 00909
- 10.1109/ICCAD45719.2019.8942068 · DOI
Cited by
Sorted by citations
Jebali, F., Majumdar, A., Turck, C., Harabi, K.-E., Faye, M.-C., Muhr, E., Walder, J.-P., Bilousov, O., Michaud, A., Vianello, E., et al. (2024) · Nature Communications · doi:10.1038/s41467-024-44766-6 · Cited by 58
Metadata
- Authors
- Buschjager, S., Chen, J.-J., Chen, K.-H., Gunzel, M., Hakert, C., Morik, K., Novkin, R., Pfahler, L., & Yayla, M.
- Affiliations
- TU Dortmund University (DE)
- ORCID
- Venue
- 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)
- Publisher
- IEEE
- Published
- 2021-02-01
- Pages
- 673-678
- OpenAlex
- W3185026020
- Cited by
- 22
- References
- 0
- Citations by year
- 2026: 1 · 2025: 2 · 2024: 5 · 2023: 6 · 2022: 5 · 2021: 3
- FWCI
- 7.46
- Type
- conference paper
- Language
- en
- Open access
- closed
- Locations
- Design, Automation, and Test in Europe (publishedVersion)
- Funders
- Deutsche Forschungsgemeinshaft (DFG) (124020371)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
- Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
- Keywords
- binary neural networks, margin maximization, memory wall, neural network inference, energy efficiency
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review