Horiguchi, N.

The Complementary FET (CFET) for CMOS scaling beyond N3

Ryckaert, J., Schuddinck, P., Weckx, P., Bouche, G., Vincent, B., Smith, J., Sherazi, Y., Mallik, A., Mertens, H., Demuynck, S., et al. (2018) · 2018 IEEE Symposium on VLSI Technology

Advancements in Semiconductor Devices and Circuit DesignLow-power high-performance VLSI design

Cited by 262

Enabling CD SEM metrology for 5nm technology node and beyond

Lorusso, G. F., Ohashi, T., Yamaguchi, A., Inoue, O., Sutani, T., Horiguchi, N., Bömmels, J., Wilson, C. J., Briggs, B., Tan, C. L., et al. (2017) · SPIE Proceedings

Advancements in Photolithography TechniquesIntegrated Circuits and Semiconductor Failure Analysis

Cited by 11