Cited by 604Photonic and Optical DevicesVLSI and FPGA Design TechniquesAdvanced Optical Network Technologies

Silicon Photonics Circuit Design: Methods, Tools and Challenges

Open access
Bogaerts, Wim, Chrostowski, Lukas·2018·Laser & Photonics Reviews

Abstract

Silicon Photonics technology is rapidly maturing as a platform for larger‐scale photonic circuits. As a result, the associated design methodologies are also evolving from component‐oriented design to a more circuit‐oriented design flow, that makes abstraction from the very detailed geometry and enables design on a larger scale. In this paper, the state of this emerging photonic circuit design flow and its synergies with electronic design automation (EDA) are reviewed. The design flow from schematic capture, circuit simulation, layout and verification is covered. The similarities and the differences between photonic and electronic design, and the challenges and opportunities that present themselves in the new photonic design landscape, such as variability analysis, photonic‐electronic co‐simulation and compact model definition are discussed.

Integrity signals

Registry

Crossref · 10.1002/lpor.201700237

Cites

1 of 1 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Additional factors at the process, design, and packaging level account for the yield difference, including fabrication and thermal sensitivity, lack of robust PDK components and variation-and-mismatch aware models, missing design flow methodologies, custom process modifications, challenges with epitaxial growth, Ge integration, laser integration, laser FIT, and fiber connectivity.

    “Additional factors at the process, design, and packaging level account for the difference: fabrication127,128 and thermal sensitivity, lack of robust PDK components and variation-and-mismatch aware models127,128, design flow methodologies still missing hierarchical simulations, schematic driven layout and layout-versus-schematic verification127, custom process modifications for specific components”

    From Roadmapping the next generation of silicon photonics (2024) · cites this paper as [127]

  • The option to integrate the PIC with the EIC has been around since the first commercially successful silicon photonic product.

    “The option to integrate the PIC with the EIC has been around since the first commercially successful silicon photonic product1,127,129.”

    From Roadmapping the next generation of silicon photonics (2024) · cites this paper as [127]

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Bogaerts, W., & Chrostowski, L.
Affiliations
  • Ghent University (BE)
  • University of British Columbia (CA)
Corresponding author
Bogaerts, Wim
Venue
Laser & Photonics Reviews
Publisher
Wiley
Published
2018-03-12
Volume
12
Issue
4
ISSN
  • 1863-8880 (ISSN-L)
  • 1863-8899
OpenAlex
W2789555118
Cited by
604
References
1
Citations by year
2026: 50 · 2025: 87 · 2024: 80 · 2023: 88 · 2022: 115 · 2021: 75 · 2020: 52 · 2019: 49 · 2018: 8
FWCI
17.60
Type
journal article
Language
en
Open access
Locations
  • Laser & Photonics Review (publishedVersion, other-oa)
  • Ghent University Academic Bibliography (Ghent University) (submittedVersion, other-oa)
Funders
Fonds Wetenschappelijk Onderzoek (G013815N)
Topics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Photonic and Optical Devices
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › VLSI and FPGA Design Techniques
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Optical Network Technologies
Keywords
silicon photonics, photonic circuit design, electronic design automation, schematic capture, circuit simulation, variability analysis, compact modeling, photonic integrated circuits

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review