Cited by 49Machine Learning and ELMEmbedded Systems Design TechniquesNeural Networks and Applications

Hardware implementation of real-time Extreme Learning Machine in FPGA: Analysis of precision, resource occupation and performance

Frances-Villora, Jose V., Rosado-Muñoz, A., Martínez-Villena, José M., Bataller-Mompean, Manuel, Guerrero, Juan Fco., Wegrzyn, Marek·2016·Computers & Electrical Engineering

Integrity signals

Registry

Crossref · 10.1016/j.compeleceng.2016.02.007

Cites

30 of 30 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Among the three architecture approaches, ELM2 consumes 33% less RAM resources compared to ELM1, and ELM3 and ELM1 consume fewer DSP blocks due to sequential operations.

    “Based on the three different architecture approaches, ELM2 consumes 33% less RAM resources compared to ELM1, and ELM3 and ELM1 consume fewer DSP blocks due to sequential operations.”
  • Applying QR decomposition and pipelined architecture can save up to twenty-two times power consumption with similar performance compared to the traditional ELM method.

    “Lastly, by applying the QR decomposition and pipelined architecture, it can save up to twenty-two times power consumption with similar performance as compared to the traditional ELM method [57].”

Cites

Flagged first, then by citations

2 of the 32 references couldn’t be matched to a known paper.

Cited by

Sorted by citations

Authors
Frances-Villora, J. V., Rosado-Muñoz, A., Martínez-Villena, J. M., Bataller-Mompean, M., Guerrero, J. F., & Wegrzyn, M.
Affiliations
Universitat de València (ES)
Corresponding author
Rosado-Muñoz, A.
Venue
Computers & Electrical Engineering
Publisher
Elsevier BV
Published
2016-04
Volume
51
Pages
139-156
ISSN
0045-7906 (ISSN-L)
OpenAlex
W2276069931
Cited by
49
References
32
Citations by year
2025: 3 · 2023: 2 · 2022: 3 · 2021: 8 · 2020: 8 · 2019: 11 · 2018: 8 · 2017: 6
FWCI
6.87
Type
journal article
Language
en
Open access
closed
Locations
Computers & Electrical Engineering (publishedVersion)
Topics
  • Physical Sciences › Computer Science › Artificial Intelligence › Machine Learning and ELM
  • Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
  • Physical Sciences › Computer Science › Artificial Intelligence › Neural Networks and Applications
Keywords
extreme learning machine, FPGA implementation, hardware architecture, real-time training, parallel hardware architecture, IP core, resource utilization, power consumption, precision analysis, single-layer feedforward neural network

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review