Cited by 33Advanced Neural Network ApplicationsEmbedded Systems Design TechniquesEmbedded Systems and FPGA Applications

The DOI matches its Crossref record; 42 of the 42 references it cites were found in a registry or an index.

A fast and scalable architecture to run convolutional neural networks in low density FPGAs

Véstias, Mário P., Duarte, Rui P., de Sousa, José T., Neto, Horácio C.·2020·Microprocessors and Microsystems

Overview

Integrity signals

Registry

Crossref · 10.1016/j.micpro.2020.103136

Cites

42 of 42 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Verification

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

Citations

Cites

Show all 42 references

Cited by

Sorted by citations

See all 33

Metadata

Authors
Véstias, M. P., Duarte, R. P., de Sousa, J. T., & Neto, H. C.
Affiliations
Instituto de Engenharia de Sistemas e Computadores Investigação e Desenvolvimento (PT)
Corresponding author
Véstias, Mário P.
Venue
Microprocessors and Microsystems
Publisher
Elsevier BV
Published
2020-09
Volume
77
Pages
103136
ISSN
0141-9331 (ISSN-L)
OpenAlex
W3028015399
Cited by
33
References
42
Citations by year
2026: 1 · 2025: 3 · 2024: 8 · 2023: 6 · 2022: 4 · 2021: 6 · 2020: 5
FWCI
2.04
Type
journal article
Language
en
Open access
closed
Locations
  • Microprocessors and Microsystems (publishedVersion)
  • Portuguese National Funding Agency for Science, Research and Technology (RCAAP Project by FCT) (submittedVersion)
Funders
  • Fundação para a Ciência e a Tecnologia (UIDB/50021/2020)
  • Instituto Politécnico de Lisboa (IPL/IDI&CA/2019/inCNeuralN/ISEL)
Topics
  • Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
  • Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Embedded Systems and FPGA Applications
Keywords
convolutional neural networks, FPGA, CNN inference, fixed-point arithmetic, memory bandwidth reduction, embedded deep learning, scalable hardware architecture, AlexNet, Zynq-7000

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

How to cite

Cite CoChat for the checks on this page, and the paper for its own findings.

This page
CoChat. (2026). Citation check: A fast and scalable architecture to run convolutional neural networks in low density FPGAs. https://app.cochat.ai/papers/10.1016/j.micpro.2020.103136
The paper
Véstias, M. P., Duarte, R. P., de Sousa, J. T., & Neto, H. C. (2020). A fast and scalable architecture to run convolutional neural networks in low density FPGAs. Microprocessors and Microsystems. https://doi.org/10.1016/j.micpro.2020.103136