The DOI matches its Crossref record; 28 of the 30 references it cites were found in a registry or an index.
Noise, Distortion and Mismatch
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
Challenges from PVT variations and mismatch are addressed by reducing the circuit's sensitivity towards random effects and limiting systematic mismatch via appropriate design and layout techniques.
“These challenges are addressed by reducing the circuit's sensitivity towards random effects and limiting the occurrence of systematic mismatch via appropriate design and layout techniques [162].”
From Active Neural Interface Circuits and Systems for Selective Control of Peripheral Nerves: A Review (2024) · cites this paper as [162]
Citations
Cites
Analysis and Design of Analog Integrated Circuits
Betts, W. R. (1978) · Electronics and Power · doi:10.1049/ep.1978.0296 · Cited by 3,837
Design of ion-implanted MOSFET's with very small physical dimensions
Dennard, R. H., GAENSSLEN, F. H., Yu, H.-N., Rideout, V. L., BASSOUS, E., & LeBlanc, A. (1974) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.1974.1050511 · Cited by 3,552
Analysis and Design of Analog Integrated Circuits
Gray, P. R., & Meyer, R. G. (1977) · Cited by 3,482
Matching properties of MOS transistors
Pelgrom, M. J. M., Duinmaijer, A. C. J., & Welbers, A. P. G. (1989) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.1989.572629 · Cited by 3,333
Analog Integrated Circuit Design
Carusone, A. C., Johns, D. A., & Martin, K. W. (1996) · Cited by 2,509
Enz, C., & Temes, G. C. (1996) · Proceedings of the IEEE · doi:10.1109/5.542410 · Cited by 1,909
A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors
Hung, K.-H., Ko, P. K., Hu, C. C., & Cheng, Y. (1990) · IEEE Transactions on Electron Devices · doi:10.1109/16.47770 · Cited by 889
Wideband Balun-LNA With Simultaneous Output Balancing, Noise-Canceling and Distortion-Canceling
Blaakmeer, S. C., Klumperink, E. A. M., Leenaerts, D. M. W., & Nauta, B. (2008) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2008.922736 · Cited by 614
Analog Integrated Circuit Design
(2011) · IMPERIAL COLLEGE PRESS eBooks · doi:10.1142/9781848164079_0004 · Cited by 568
Hastings, A. E. (2000) · Cited by 519
Device mismatch and tradeoffs in the design of analog circuits
Kinget, P. R. (2005) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2005.848021 · Cited by 481
Charge‐Based MOS Transistor Modeling
Enz, C., & Vittoz, E. A. (2006) · Wiley eBooks · doi:10.1002/0470855460 · Cited by 419
PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation
Gildenblat, G. S., Li, X., Wu, W., et al. (2006) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2005.881006 · Cited by 414
Noise modeling for RF CMOS circuit simulation
Scholten, A. J., Tiemeijer, L. F., Langevelde, R. V., et al. (2003) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2003.810480 · Cited by 382
Transistor matching in analog CMOS applications
Pelgrom, M. J. M., Tuinhout, H. P., & Vertregt, M. (2002) · Technical digest - International Electron Devices Meeting/Technical digest · doi:10.1109/iedm.1998.746503 · Cited by 307
Distortion in elementary transistor circuits
Sansen, W. (1999) · IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing · doi:10.1109/82.754864 · Cited by 240
Charge-Based MOS Transistor Modeling - The EKV Model for Low-Power and RF IC Design
Enz, C., & Vittoz, E. A. (2006) · Cited by 238
Distortion in elementary transistor circuits
Sansen, W. (2007) · Springer eBooks · doi:10.1007/0-387-25747-0_18 · Cited by 232
RF Circuit Implications of Moderate Inversion Enhanced Linear Region in MOSFETs
Toole, B., Plett, C., & Cloutier, M. (2004) · IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications · doi:10.1109/tcsi.2003.822400 · Cited by 158
The Temperature Dependence of Mismatch in Deep-Submicrometer Bulk MOSFETs
Andricciola, P., & Tuinhout, H. P. (2009) · IEEE Electron Device Letters · doi:10.1109/led.2009.2020524 · Cited by 56
A novel power optimization technique for ultra-low power RFICs
Shameli, A., & Heydari, P. (2006) · International Symposium on Low Power Electronics and Design (ISLPED) · doi:10.1145/1165573.1165639 · Cited by 47
Characterization and Modeling of Transistor Variability in Advanced CMOS Technologies
Mezzomo, C. M., Bajolet, A., Cathignol, A., et al. (2011) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2011.2141140 · Cited by 43
Impact of process scaling on 1/f noise in advanced CMOS technologies
Knitel, M. J., Woerlee, P. H., Scholten, A. J., et al. (2002) · Technical digest - International Electron Devices Meeting/Technical digest · doi:10.1109/iedm.2000.904356 · Cited by 38
Figure-of-merit for optimizing the current-efficiency of low-power RF circuits
Mangla, A., Enz, C., & Sallese, J.-M. (2011) · Infoscience (Ecole Polytechnique Fédérale de Lausanne) · Cited by 25
Experimental Demonstration and Modeling of Excess RF Noise in Sub-100-nm CMOS Technologies
Smit, G. D. J., Scholten, A. J., Pijper, R. M. T., et al. (2010) · IEEE Electron Device Letters · doi:10.1109/led.2010.2051132 · Cited by 19
Study of low frequency noise in the 0.18 μm silicon CMOS transistors
Boutchacha, T., Ghibaudo, G., & Belmekki, B. (2003) · doi:10.1109/icmts.1999.766221 · Cited by 15
Pelgrom, M. J. M., Tuinhout, H. P., & Vertregt, M. (2012) · Springer eBooks · doi:10.1007/978-1-4614-4587-6_13 · Cited by 11
Nyquist AD Converters, Sensor Interfaces, and Robustness
van Roermund, A. H. M., Baschirotto, A., & Steyaert, M. S. J. (2012) · Springer eBooks · doi:10.1007/978-1-4614-4587-6 · Cited by 11
Flagged first, then by citations
2 of the 30 references couldn’t be matched to a known paper.
Cited by
Sorted by citations
Active Neural Interface Circuits and Systems for Selective Control of Peripheral Nerves: A Review
Habibollahi, M., Jiang, D., Lancashire, H. T., & Demosthenous, A. (2024) · IEEE Transactions on Biomedical Circuits and Systems · doi:10.1109/tbcas.2024.3430038 · Cited by 11
Metadata
- Authors
- Jespers, P. G. A., & Murmann, B.
- Affiliations
- UCLouvain (BE)
- Stanford University (US)
- ORCID
- Boris Murmann
- Venue
- Systematic Design of Analog CMOS Circuits
- Publisher
- Cambridge University Press
- Published
- 2017-10-12
- OpenAlex
- W2759241271
- Cited by
- 1
- References
- 30
- Citations by year
- 2024: 1
- FWCI
- 0.00
- Type
- book chapter
- Language
- en
- Open access
- closed
- Locations
- Cambridge University Press eBooks (publishedVersion)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Analog and Mixed-Signal Circuit Design
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Power Amplifier Design
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Signal Processing Techniques
- Keywords
- noise, distortion, mismatch
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
