The DOI matches its Crossref record.
A PLL clock generator with 5 to 110 MHz of lock range for microprocessors
Abstract
A microprocessor clock generator based on an analog phase-locked loop (PLL) is described for deskewing the internal logic control lock to an external system lock. This PLL is fully generated onto a 1.2-million-transistor microprocessor in 0.8- mu m CMOS technology without the need for external components. It operates with a lock range from 5 to 110 MHz. The clock skew is less than 0.1 ns, with a peak-to-peak jitter of less than 0.3 ns for a 50-MHz system clock frequency.>
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
Cited by
Jitter and phase noise in ring oscillators
Hajimiri, A., Limotyrakis, S., & Lee, T. H. (1999) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.766813 · Cited by 1,071
McNeill, J. A. (1997) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.585289 · Cited by 342
A study of oscillator jitter due to supply and substrate noise
Herzel, F., & Razavi, B. (1999) · IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing · doi:10.1109/82.749085 · Cited by 316
Metadata
- Authors
- Young, I. A., Greason, J. K., & Wong, K. L.
- Venue
- IEEE Journal of Solid-State Circuits
- Published
- 1992-11
- Volume
- 27
- Issue
- 11
- Pages
- 1599-1607
- ISSN
- 0018-9200 (ISSN-L)
- 1558-173X
- OpenAlex
- W3142075743
- Cited by
- 419
- References
- 0
- FWCI
- 8.40
- Type
- journal article
- Language
- en
- Open access
- closed
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
How to cite
Cite CoChat for the checks on this page, and the paper for its own findings.
- This page
- CoChat. (2026). Citation check: A PLL clock generator with 5 to 110 MHz of lock range for microprocessors. https://app.cochat.ai/papers/10.1109/4.165341
- The paper
- Young, I. A., Greason, J. K., & Wong, K. L. (1992). A PLL clock generator with 5 to 110 MHz of lock range for microprocessors. IEEE Journal of Solid-State Circuits. https://doi.org/10.1109/4.165341
Data sources
Bibliographic data: Semantic Scholar, OpenAlex, Crossref.
Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).
Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.
