The DOI matches its Crossref record; 19 of the 19 references it cites were found in a registry or an index.
Increasing the Efficiency and Efficacy of Selective-Hardening for Parallel Applications
Abstract
Selective hardening is a promising solution to efficiently improve the reliability of high performance and safety-critical real-time applications. One of the most significant challenges of selective hardening is to choose how many resources or code portions to protect to avoid unnecessary system performances degradation (at least 2x overhead for the naive duplication). In this paper, we propose a selective hardening strategy for parallel algorithms. We first identify through extensive fault-injection campaigns the code portions whose protection significantly increases the algorithm reliability. Then, we select the code portions that, once protected, maximize the reliability/overhead ratio. We can achieve fault coverage as high as 60% with a 3% overhead. We show that the hardening efficiency can be higher than 90% when compared to naive full duplication.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
The solution is flexible, allowing the framework to integrate a different FI tool based on the adopted development environment to produce error models required to support FES.
“The solution we designed is flexible, allowing the framework to integrate a different FI tool (for instance the recent [22], [23] and new ones that will emerge), based on the adopted development environment, to produce the error models required to support the FES appropriately.”
From Fast and Accurate Error Simulation for CNNs Against Soft Errors (2023) · cites this paper as [22]
Citations
Cites
Rodinia: A benchmark suite for heterogeneous computing
Che, S., Boyer, M. J., Meng, J., Tarjan, D., Sheaffer, J. W., Lee, S.-H., & Kevin Skadron, Y. (2009) · IEEE International Symposium on Workload Characterization · doi:10.1109/iiswc.2009.5306797 · Cited by 3,100
Mukherjee, S. S., Weaver, C. T., Emer, J., Reinhardt, S. K., & Austin, T. M. (2003) · Cited by 840
Mukherjee, S. S., Weaver, C. T., Emer, J., Reinhardt, S. K., & Austin, T. (2003) · IEEE/ACM International Symposium on Microarchitecture (MICRO) · doi:10.1109/micro.2003.1253181 · Cited by 656
GPU-Qin: A methodology for evaluating the error resilience of GPGPU applications
Fang, B., Pattabiraman, K., Ripeanu, M., & Gurumurthi, S. (2014) · 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) · doi:10.1109/ispass.2014.6844486 · Cited by 142
Evaluation and Mitigation of Radiation-Induced Soft Errors in Graphics Processing Units
Oliveira, D., Pilla, L. L., Santini, T., & Rech, P. (2015) · IEEE Transactions on Computers · doi:10.1109/tc.2015.2444855 · Cited by 101
Self-citationUnderstanding Error Propagation in GPGPU Applications
Li, G., Pattabiraman, K., Cher, C.-Y., & Bose, P. (2016) · SC16: International Conference for High Performance Computing, Networking, Storage and Analysis · doi:10.1109/sc.2016.20 · Cited by 89
Li, D., Vetter, J. S., & Yu, W. (2012) · 2012 International Conference for High Performance Computing, Networking, Storage and Analysis · doi:10.1109/sc.2012.29 · Cited by 63
Selective Hardening: Toward Cost-Effective Error Tolerance
Polian, I., & Hayes, J. P. (2010) · IEEE Design & Test of Computers · doi:10.1109/mdt.2010.120 · Cited by 58
Quantifying software vulnerability
Sridharan, V., & Kaeli, D. R. (2008) · doi:10.1145/1366224.1366225 · Cited by 51
Experimental and analytical study of Xeon Phi reliability
Oliveira, D., Pilla, L. L., DeBardeleben, N., et al. (2017) · 2012 International Conference for High Performance Computing, Networking, Storage and Analysis · doi:10.1145/3126908.3126960 · Cited by 51
Self-citationUnderstanding error propagation in GPGPU applications
Li, G., Pattabiraman, K., Cher, C.-Y., & Bose, P. K. (2016) · IEEE International Conference on High Performance Computing, Data, and Analytics · doi:10.5555/3014904.3014932 · Cited by 50
Modern GPUs Radiation Sensitivity Evaluation and Mitigation Through Duplication With Comparison
Oliveira, D., Rech, P., Quinn, H., Fairbanks, T. D., Monroe, L., Michalak, S., Anderson‐Cook, C. M., Navaux, P. O. A., & Carro, L. (2014) · IEEE Transactions on Nuclear Science · doi:10.1109/tns.2014.2362014 · Cited by 44
Self-citationCode-Dependent and Architecture-Dependent Reliability Behaviors
Fratin, V., Oliveira, D., Lunardi, C., et al. (2018) · IEEE/IFIP International Conference on Dependable Systems and Networks (DSN) · doi:10.1109/dsn.2018.00015 · Cited by 44
Self-citationGPU Behavior on a Large HPC Cluster
DeBardeleben, N., Blanchard, S. P., Monroe, L., Romero, P., Grunau, D., Idler, C., & Wright, C. (2014) · Lecture notes in computer science · doi:10.1007/978-3-642-54420-0_66 · Cited by 37
Restrepo‐Calle, F., Martínez-Álvarez, A., Cuenca-Asensi, S., et al. (2013) · Journal of Electronic Testing · doi:10.1007/s10836-013-5416-6 · Cited by 34
S-SETA: Selective Software-Only Error-Detection Technique Using Assertions
Chielle, E., Rodrigues, G. S., Kastensmidt, F. L., et al. (2015) · IEEE Transactions on Nuclear Science · doi:10.1109/tns.2015.2484842 · Cited by 34
Multi-faceted microarchitecture level reliability characterization for NVIDIA and AMD GPUs
Vallero, A., Tselonis, S., Gizopoulos, D., et al. (2018) · Proceedings - IEEE VLSI Test Symposium/Proceedings of the ... IEEE VLSI Test Symposium · doi:10.1109/vts.2018.8368665 · Cited by 20
Inter-Disciplinary Research Challenges in Computer Systems for the 2020s
Cohen, A., Shen, X., Torrellas, J., et al. (2018) · Cited by 15
Improving error detection with selective redundancy in software-based techniques
Chielle, E., Azambuja, J. R., Barth, R. S., et al. (2013) · doi:10.1109/latw.2013.6562659 · Cited by 2
Flagged first, then by citations
Research works printed but not linked: 4
- 2019, Fault injector results
- hari, 0, SASSIFI: Evaluating Resilience of GPU Applications, 5th IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE)
- research, 0, Scientific Discovery through Advanced Computing-The Challenges of Exascale
- mitra, 0, System-Level Single-Event Effects, IEEE Nuclear and Space Radiation Effects Conference NSREC 2012 Short Course
Cited by
Sorted by citations
Fast and Accurate Error Simulation for CNNs Against Soft Errors
Bolchini, C., Cassano, L., Miele, A., & Toschi, A. (2023) · IEEE Transactions on Computers · doi:10.1109/tc.2022.3184274 · Cited by 1
“The solution we designed is flexible, allowing the framework to integrate a different FI tool (for instance the recent [22], [23] and new ones that will emerge), based on the adopted development environment, to produce the error models required to support the FES appropriately.”
BackgroundMethodInfluential
Metadata
- Authors
- Oliveira, D., Navaux, P., & Rech, P.
- Affiliations
- Universidade Federal do Paraná (BR)
- Universidade Federal do Rio Grande do Sul (BR)
- Venue
- 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
- Publisher
- IEEE
- Published
- 2019-10
- Pages
- 1-6
- ISSN
- 1550-5774 (ISSN-L)
- OpenAlex
- W2981846734
- Cited by
- 5
- References
- 19
- Citations by year
- 2025: 1 · 2023: 1 · 2022: 2 · 2020: 1
- FWCI
- 0.65
- Type
- conference paper
- Language
- en
- Open access
- closed
- Licence
- Locations
- Proceedings (publishedVersion)
- Iris (University of Trento) (submittedVersion)
- Topics
- Physical Sciences › Computer Science › Computer Networks and Communications › Distributed systems and fault tolerance
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Radiation Effects in Electronics
- Physical Sciences › Computer Science › Hardware and Architecture › Real-Time Systems Scheduling
- Keywords
- selective hardening, fault tolerance, parallel algorithms, fault injection, code duplication, safety-critical real-time systems, fault coverage
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review