The DOI matches its Crossref record; 4 of the 4 references it cites were found in a registry or an index.
RRAM-based synapse for neuromorphic system with pattern recognition function
Abstract
Feasibility of a high speed pattern recognition system using 1k-bit cross-point synaptic RRAM array and CMOS-based neuron chip has been experimentally demonstrated. Learning capability of a neuromorphic system comprising RRAM synapses and CMOS neurons has been confirmed experimentally, for the first time.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Citations
Cites
Nanoscale Memristor Device as Synapse in Neuromorphic Systems
Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., & Lu, W. (2010) · Nano Letters · doi:10.1021/nl904092h · Cited by 4,174
Markram, H. (2006) · Nature reviews. Neuroscience · doi:10.1038/nrn1848 · Cited by 1,227
(2010) · Frontiers in neuroscience · doi:10.1201/crcfroneusci · Cited by 325
Self-organized computation with unreliable, memristive nanodevices
Snider, G. S. (2007) · Nanotechnology · doi:10.1088/0957-4484/18/36/365202 · Cited by 264
Research works printed but not linked: 9
- jo, 2010, IEEE VLSI Tech Dig, 53
- jung, 2011, IEDM Tech Dig, 59
- jin, 2010, Comput Sci Eng, 12, 5562477
- suri, 2011, IEDM Tech Dig, 59
- seo, 2011, CICC, 6055293
- yu, 2010, IEDM Tech Dig, 520
- joshi, 2010, CNNA 2010, 5430296
- lin, 2006, MWSCAS, 1, 4267077
- schemmel, 2010, ISCAS, 5536970
Cited by
Sorted by citations
Items 101–192 of 192
A nitrogen-treated memristive device for tunable electronic synapses
Park, S., Siddik, M., Noh, J., Lee, D., Moon, K., Woo, J., Lee, B. H., & Hwang, H. (2014) · Semiconductor Science and Technology · doi:10.1088/0268-1242/29/10/104006 · Cited by 16
Self-citationKim, J., Park, J., & Kim, S. (2022) · Materials · doi:10.3390/ma15207185 · Cited by 15
Self-citationA Probabilistic Synapse With Strained MTJs for Spiking Neural Networks
Pagliarini, S., Bhuin, S., Isgenc, M. M., Biswas, A. K., & Pileggi, L. (2019) · IEEE Transactions on Neural Networks and Learning Systems · doi:10.1109/tnnls.2019.2917819 · Cited by 15
Kwak, M., Choi, W., Heo, S., Lee, C., Nikam, R., Kim, S., & Hwang, H. (2021) · IEEE Electron Device Letters · doi:10.1109/led.2021.3058221 · Cited by 6
“systems have been introduced, and various memory devices that operate as the synapses required for this system have been widely studied [7]–[11].”
BackgroundSelf-citationCabaret, T., Fillaud, L., Jousselme, B., Klein, J., & Derycke, V. (2014) · IEEE International Conference on Nanotechnology (IEEE-NANO) · doi:10.1109/nano.2014.6968169 · Cited by 15
Redox-based memristive metal-oxide devices
Baeumer, C., & Dittmann, R. (2017) · Elsevier eBooks · doi:10.1016/b978-0-12-811166-6.00020-0 · Cited by 15
Aguirre, F. L., Gomez, N. M., Pazos, S. M., Palumbo, F., Suñé, J., & Miranda, E. (2021) · Journal of Low Power Electronics and Applications · doi:10.3390/jlpea11010009 · Cited by 14
Gi, S.-G., Lee, H., Jang, J., & Lee, B. (2022) · IEEE Transactions on Industrial Electronics · doi:10.1109/tie.2022.3190876 · Cited by 15
“R ESISTIVE random access memory (ReRAM) [1]–[3] is one of the most promising devices in which a crossbar structure of ReRAM improves the efficiency of vector-matrix multiplication (VMM) by enabling parallel products and sum-mations of currents flowing through ReRAM devices.”
BackgroundSelf-citationFully Unsupervised Spike-Rate-Dependent Plasticity Learning With Oxide- Based Memory Devices
Kumar, M., Bezugam, S. S., Khan, S., & Suri, M. (2021) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2021.3077346 · Cited by 14
Investigation of Leaky Characteristic in a Single-Transistor-Based Leaky Integrate-and-Fire Neuron
Han, J., Kim, M., Kim, S.-I., Lee, M., Lee, S., Yu, J., & Choi, Y. (2021) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2021.3110830 · Cited by 14
Self-citationPrabhu, N. L., Loy, D. J., Dananjaya, P. A., Lew, W. S., Toh, E. H., & Raghavan, N. (2020) · Electronics · doi:10.3390/electronics9030414 · Cited by 14
“Lower operating energy per bit and excellent CMOS (Complementary Metal Oxide Semiconductor) process compatibility and manufacturability are also advantages of using the RRAM as the primary element for neuromorphic computing [1].”
BackgroundMethodProposing a Solution for Single-Event Upset in 1T1R RRAM Memory Arrays
Tosson, A. M. S., Yu, S., Anis, M. H., & Wei, L. (2018) · IEEE Transactions on Nuclear Science · doi:10.1109/tns.2018.2830791 · Cited by 13
“Such high-capacity memory arrays can be used to implement fast yet low-power crossbar arrays, which are required for large connectivity networks incorporated in fieldprogrammable gate arrays (FPGA) [4]–[6] and neuromorphic systems [7]–[10].”
BackgroundSynaptic behaviors of HfO2 ReRAM by pulse frequency modulation
Lee, D. K., Kim, M., Kim, T., Bang, S., Choi, Y.-J., Kim, S., Cho, S., & Park, B. (2019) · Solid-State Electronics · doi:10.1016/j.sse.2019.02.008 · Cited by 13
Self-citationBio-mimetic synaptic plasticity and learning in a sub-500 mV Cu/SiO2/W memristor
Nandakumar, S. R., & Rajendran, B. (2020) · Microelectronic Engineering · doi:10.1016/j.mee.2020.111290 · Cited by 13
Tailor-made synaptic dynamics based on memristive devices
Bengel, C., Zhang, K., Mohr, J., Ziegler, T., Wiefels, S., Waser, R. M., Wouters, D. J., & Menzel, S. (2023) · Frontiers in Electronic Materials · doi:10.3389/femat.2023.1061269 · Cited by 13
Puglisi, F. M., Deleruyelle, D., Portal, J., Pavan, P., & Larcher, L. (2016) · physica status solidi (a) · doi:10.1002/pssa.201532828 · Cited by 12
Random telegraph noise in HfOx Resistive Random Access Memory: From physics to compact modeling
Puglisi, F. M., Pavan, P., & Larcher, L. (2016) · IEEE International Reliability Physics Symposium proceedings · doi:10.1109/irps.2016.7574624 · Cited by 12
“This is essential to properly evaluate the technology potential, as variability and RTN represent major concerns for HfOx RRAM applications such as non-volatile memory [13-16], neuromorphic computing [17-20], and Physical Unclonable Function (PUF) [21-23].”
BackgroundKim, M., Kim, S., Bang, S., Kim, T., Lee, D. K., Cho, S., Lee, J., & Park, B. (2017) · Solid-State Electronics · doi:10.1016/j.sse.2017.03.015 · Cited by 12
Self-citationCompensated Synaptic Device for Improved Recognition Accuracy of Neuromorphic System
Lee, C., Koo, S., Oh, J., & Lee, D. (2018) · IEEE Journal of the Electron Devices Society · doi:10.1109/jeds.2018.2815703 · Cited by 12
Self-citationChoi, W., Moon, K., Kwak, M., Sung, C., Lee, J., Song, J., Park, J., Chekol, S. A., & Hwang, H. (2019) · Solid-State Electronics · doi:10.1016/j.sse.2018.12.018 · Cited by 12
Self-citationInvestigation of the Thermal Recovery From Reset Breakdown of a SiN x -Based RRAM
Hong, K., Min, K. K., Kim, M., Bang, S., Kim, T., Lee, D. K., Choi, Y.-J., Kim, C. S., Lee, J. Y., Kim, S., et al. (2020) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2020.2976106 · Cited by 12
“RESISTIVE-switching random access memory (RRAM) is one of the most promising nonvolatile memories [1]–[3].”
BackgroundSelf-citationShort-Term Memory Characteristics of IGZO-Based Three-Terminal Devices
Pyo, J., Bae, J., Kim, S., & Cho, S. (2023) · Materials · doi:10.3390/ma16031249 · Cited by 11
“Parallel structures of neuromorphic systems are currently emerging to handle large amount of data effectively [12,13].”
BackgroundSelf-citationLim, S., Kwak, M., & Hwang, H. (2019) · Nanotechnology · doi:10.1088/1361-6528/ab32a7 · Cited by 11
“In addition, an interface-type RRAM-based synapse device exhibited a non-ideal depression behavior due to its poor data retention characteristics [ 8, 9 ] .”
MethodSelf-citationUltracompact Graphene Multigate Variable Resistor for Neuromorphic Computing
Darwish, M., Calayir, V., Pileggi, L., & Weldon, J. A. (2016) · IEEE Transactions on Nanotechnology · doi:10.1109/tnano.2016.2525039 · Cited by 11
“Other neuromorphic computer implementations exist using different emerging technologies that require smaller area [8], [19], [25]–[28], [30]–[33], [53]–[57], but they focus on the”
BackgroundCarbon nanotube transistor with short-term memory
Yin, C., Li, Y., Wang, J., Wang, X., Yang, Y., & Ren, T. (2016) · Tsinghua Science & Technology · doi:10.1109/tst.2016.7536722 · Cited by 11
Noise in Resistive Random Access Memory Devices
Puglisi, F. M. (2020) · Springer eBooks · doi:10.1007/978-3-030-37500-3_3 · Cited by 10
Ion Beam-Assisted Solid Phase Epitaxy of SiGe and its Application for Analog Memristors
Kim, K., Kang, D., Jeong, Y., Kim, J., Lee, S., Kwak, J. Y., Park, J., Hwang, G., Lee, K.-S., Ju, B., et al. (2021) · Journal of Alloys and Compounds · doi:10.1016/j.jallcom.2021.161086 · Cited by 8
Self-citationZhou, Y., Gao, B., Zhang, Q., Yao, P., Geng, Y., Li, X., Sun, W. B., Zhao, M., Xi, Y., Tang, J., et al. (2021) · Fundamental Research · doi:10.1016/j.fmre.2021.06.020 · Cited by 10
Wave digital model of a TiN/Ti/HfO2/TiN memristor
Solan, E., Pérez, E., Michaelis, D., Wenger, C., & Ochs, K. (2019) · International Journal of Numerical Modelling Electronic Networks Devices and Fields · doi:10.1002/jnm.2588 · Cited by 10
“u (t) = R (z,u) i (t) , with R (z,u) = R0 + z [R1 (u) − R0] and ż = f (z,u) , (7)”
Superposition of interface and volume type resistive switching in perovskite nanoionic devices
Bagdzevičius, Š., Boudard, M., Caicedo, J. M., Rapenne, L., Mescot, X., Rodríguez-Lamas, R., Robaut, F., Santiso, J., & Burriel, M. (2019) · Journal of Materials Chemistry C · doi:10.1039/c9tc00609e · Cited by 10
Truong, S. N., Shin, S., Byeon, S.-D., Song, J.-S., Mo, H.-S., & Min, K. (2015) · Nanoscale Research Letters · doi:10.1186/s11671-015-1106-x · Cited by 10
Chen, Q., Han, T., Tang, M., Zhang, Z., Zheng, X., & Liu, G. (2020) · Micromachines · doi:10.3390/mi11040427 · Cited by 9
Rafiq, M., Chauhan, Y. S., & Sahay, S. (2024) · IEEE Journal of the Electron Devices Society · doi:10.1109/jeds.2024.3416441 · Cited by 10
“The rapid advancements in the field of emerging non-volatile memories-based cross-point array platforms has enabled this transition [14], [15], [16], [17].”
BackgroundMemristive-Based Neuromorphic Applications and Associative Memories
Dias, C., Ventura, J. O., & Aguiar, P. (2017) · Studies in computational intelligence · doi:10.1007/978-3-319-51724-7_13 · Cited by 9
A case for multiple and parallel RRAMs as synaptic model for training SNNs
Shukla, A., Prasad, S., Lashkare, S., & Ganguly, U. (2018) · International Joint Conference on Neural Networks (IJCNN) · doi:10.1109/ijcnn.2018.8489429 · Cited by 10
Chakraborty, I., Agrawal, A., Jaiswal, A., Srinivasan, G., & Roy, K. (2019) · Philosophical Transactions of the Royal Society A Mathematical Physical and Engineering Sciences · doi:10.1098/rsta.2019.0157 · Cited by 9
Kwak, M., Lee, S., Kim, S., & Hwang, H. (2020) · IEEE Electron Device Letters · doi:10.1109/led.2020.3008936 · Cited by 8
“Various emerging non-volatile memory technologies are being investigated as a synaptic element in crossbar arrays, such as resistive random-access memory (RRAM), phase-change random access memory (PRAM), magnetoresistive random-access memory (MRAM) and ferroelectric random-access memory (FRAM) [11]–[14].”
BackgroundSelf-citationThe enhanced electrode-dependent resistive random access memory based on BiFeO3
Chuang, R. W., Shih, C.-C., & Huang, C. (2023) · Applied Physics A · doi:10.1007/s00339-023-06619-9 · Cited by 8
Bidirectional Analog Conductance Modulation for RRAM-Based Neural Networks
Jiang, Z., Wang, Z., Zheng, X., Fong, S. W., Qin, S., Chen, H.-Y., Ahn, C., Cao, J., Nishi, Y., Wong, S. S., et al. (2020) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2020.3025849 · Cited by 8
“Nonvolatile memories, such as resistive random access memory (RRAM) [4], can be used to store the weights of the neural networks and to further accelerate matrix multiplications in ML specialized/neuromorphic computing hardware [5], [6].”
MethodUtilizing Dual-Port FeFETs for Energy-Efficient Binary Neural Network Inference Accelerators
Rafiq, M., Chatterjee, S., Kumar, S., Chauhan, Y. S., & Sahay, S. (2024) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2024.3405472 · Cited by 8
Correlated transition metal oxides and chalcogenides for Mott memories and neuromorphic applications
Cario, L., Tranchant, J., Corraze, B., & Janod, É. (2022) · Elsevier eBooks · doi:10.1016/b978-0-12-814629-3.00010-6 · Cited by 7
Strong Read and Write Interference Induced by Breakdown Failure in Crossbar Arrays
Chang, C., Huang, H., Hudec, B., Wu, M.-H., Chang, C.-C., Liu, P., & Hou, T. (2020) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2020.3031551 · Cited by 7
“bar arrays with relatively small array sizes [21]–[24].”
BackgroundPr1–xCaxMnO3-Based Memristive Heterostructures: Basic Mechanisms and Applications
Buczek, M., Moos, Z., Gutsche, A., Menzel, S., & Dittmann, R. (2025) · Chemical Reviews · doi:10.1021/acs.chemrev.4c00813 · Cited by 10
Kim, Y., Kim, H., Jeon, S., Kim, H. W., Hong, E., Kim, N., Choi, H., Park, H., Jeong, J., Lee, D., et al. (2024) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2024.3408784 · Cited by 5
“…devices, such as static random access memory [6], phase change memory [7], ferroelectric memory [8], and resistive random access memory (RRAM) [9], RRAM has garnered significant attention owing to its simple structure, sub-10 nm scaling, low power consumption, and CMOS compatibility [10],…”
BackgroundSelf-citationAmorphous BN-Based Synaptic Device with High Performance in Neuromorphic Computing
Pyo, J., Jang, J., Ju, D., Lee, S., Shim, W., & Kim, S. (2023) · Materials · doi:10.3390/ma16206698 · Cited by 6
“It performs complex tasks, such as pattern recognition, very efficiently because the processor and memory are closer within a single semiconductor chip compared with their arrangement in the traditional computing system [8].”
BackgroundSelf-citationLee, W. J., Kim, B., Koo, M., & Kim, Y. (2024) · ACS Applied Electronic Materials · doi:10.1021/acsaelm.3c01680 · Cited by 5
Self-citationPr0.7Ca0.3MnO3 (PCMO)-Based Synaptic Devices
Lee, D., & Hwang, H. (2017) · Springer eBooks · doi:10.1007/978-3-319-54313-0_3 · Cited by 5
Self-citationAguirre, F. L., Pazos, S. M., Palumbo, F., Morell, A., Suñé, J., & Miranda, E. A. (2021) · Electronics · doi:10.3390/electronics10192427 · Cited by 5
“Accordingly, SPICE simulation (or any other specific simulator) appears to be the most suitable approach to realistically investigating the complete system (CPA with parasitics and control electronics) [3,13,14,25,30–32].”
BackgroundA Practical HfO2-based OxRAM Memristor Model Suitable for Circuit Design and Simulation
Mbarek, K., Rziga, F. O., Ghédira, S., & Besbes, K. (2019) · IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS) · doi:10.1109/dtss.2019.8915025 · Cited by 4
An On-Chip Trainable and Scalable In-Memory ANN Architecture for AI/ML Applications
Kumar, A., Beeraka, S. M., Singh, J., & Gupta, B. (2022) · Circuits Systems and Signal Processing · doi:10.1007/s00034-022-02237-7 · Cited by 4
Tosson, A. M. S., Yu, S., Anis, M. H., & Wei, L. (2017) · ACM Great Lakes Symposium on VLSI (GLSVLSI) · doi:10.1145/3060403.3060431 · Cited by 4
“The Resistive Random Access Memory (RRAM) crossbar arrays are used to build the high-density neural network between the pre-and post-neurons of the neuromorphic system [3,4].”
MethodTaOx-/TiO2-Based Synaptic Devices
Wang, I., & Hou, T. (2017) · Springer eBooks · doi:10.1007/978-3-319-54313-0_4 · Cited by 4
Power and Area-Efficient XNOR-AND Hybrid Binary Neural Networks Using TFT-Type Synaptic Device
Lee, I.-S., Kim, H., Park, M., Hwang, J., Koo, R., Kim, J., & Lee, J. (2022) · IEEE Electron Device Letters · doi:10.1109/led.2022.3229321 · Cited by 3
“Although neuromorphic computing is advantageous in terms of power consumption and parallel processing [5], [6], [7], [8], [9], mapping accurate weights to devices in a synaptic array is challenging because of synaptic device”
BackgroundSelf-citationPark, J., Kim, H. J., Cho, H., & Jeon, J. (2025) · Advanced Intelligent Systems · doi:10.1002/aisy.202500305 · Cited by 4
Self-citationHasler, J., & Basu, A. (2024) · Neuromorphic Computing and Engineering · doi:10.1088/2634-4386/ad9b4a · Cited by 3
“RRAM are one form of memristors typically more amenable to integration into a CMOS process with memristive VMM computations and adaptive properties [102].”
Lee, D. K., Kim, M.-H., Bang, S., Kim, T.-H., Choi, Y.-J., Kim, S., Cho, S., & Park, B.-G. (2020) · Semiconductor Science and Technology · doi:10.1088/1361-6641/ab7656 · Cited by 3
Self-citationIelmini, D. (2014) · Wiley Encyclopedia of Electrical and Electronics Engineering · doi:10.1002/047134608x.w8222 · Cited by 3
Ryu, D., Kim, T., Jang, T., Yu, J.-S., Lee, J.-H., & Park, B.-G. (2020) · IEEE Access · doi:10.1109/access.2020.3041734 · Cited by 2
Park, S., Lee, G., Kwon, Y., Suh, D. I., Lee, H., Je, S., Kim, D., Lee, D., Ryu, S., Kim, S., et al. (2022) · IEEE International Memory Workshop (IMW) · doi:10.1109/imw52921.2022.9779296 · Cited by 2
Self-citationReverse Charge Injection Dual-Gate Synaptic Transistors for Effective Weight Update
Ryu, D., Yu, J., & Choi, W. Y. (2024) · IEEE Transactions on Nanotechnology · doi:10.1109/tnano.2024.3371582 · Cited by 2
“The former consists of re-sistive random access memory [16], spin-transfer torque mag-netoresistive random access memory [17], and phase-change random access memory [18].”
BackgroundStructurally simplified GCMO crossbar design for artificial synaptic networks
Antola, A., Angervo, I., Huhtinen, H., Miettinen, M., Schulman, A., & Paturi, P. (2024) · Applied Physics Letters · doi:10.1063/5.0210544 · Cited by 4
Puglisi, F. M., & Pavan, P. (2016) · Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon · doi:10.1109/ulis.2016.7440056 · Cited by 2
Jeon, S., Hong, E., Kang, H., Kim, H., Kim, N., & Woo, J. (2023) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2023.3244761 · Cited by 2
“Particularly, feature extraction is crucial for reducing the number of parameters that need to be processed in the fully connected layer, leading to more energy-efficient hardware systems [10], [11], [12], [13].”
BackgroundSelf-citationYu, A., Ma, Y., Wang, Z., Ding, X., Feng, Y., & Liu, L. (2019) · doi:10.1109/iwofc48002.2019.9078471 · Cited by 2
“recombination with the V" under the electric field [6].”
BackgroundMethodNeuromorphic Computing Based on MoS2/HfO2 Memristors
Sun, Y., You, J., Xu, W., Li, Z., Xu, J., & Song, X. (2026) · Lecture notes in electrical engineering · doi:10.1007/978-981-95-6946-5_47 · Cited by 1
Three-dimensional emerging nonvolatile memory for the high-density and neuromorphic applications
Banerjee, W., & Liu, M. (2017) · International Symposium on Embedded Computing and System Design (ISED) · doi:10.1109/ised.2017.8303905 · Cited by 1
Flexible resistive memory device based on agar
Chang, Y., Liu, H., & Chen, B. Y. (2023) · Flexible and Printed Electronics · doi:10.1088/2058-8585/ace53a · Cited by 1
Nonvolatile Memory Crossbar Arrays for Non-von Neumann Computing
Sidler, S., Jang, J.-W., Burr, G. W., Shelby, R. M., Boybat, I., di Nolfo, C., Narayanan, P., Virwani, K. R., & Hwang, H. (2017) · Cognitive systems monographs · doi:10.1007/978-81-322-3703-7_7 · Cited by 1
Self-citationDesign of Resistive Synaptic Devices and Array Architectures for Neuromorphic Computing
Chen, P.-Y. (2018) · Cited by 1
RRAM-based coprocessors for deep learning
Zhou, Y., Gao, B., Dou, C., Chang, M., & Wu, H. (2020) · Elsevier eBooks · doi:10.1016/b978-0-08-102782-0.00014-9 · Cited by 1
Kalaga, P. S. (2021) · DR-NTU (Nanyang Technological University) · doi:10.32657/10356/160030 · Cited by 1
In-situ TEM observation of ReRAM switching
Takahashi, Y., & 有田正志 (2014) · IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK) · doi:10.1109/imfedk.2014.6867091
Novel Biomimetic Si Devices for Neuromorphic Computing Architecture
Ganguly, U., & Rajendran, B. (2017) · Cognitive systems monographs · doi:10.1007/978-81-322-3703-7_8
Gao, L., & Yu, S. (2017) · Springer eBooks · doi:10.1007/978-3-319-54313-0_7
Pattern Classification with Memristive Crossbar Circuits
Strukov, D. B. (2016)
Gi, S.-G., Yeo, I., & Lee, B. (2019) · IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS) · doi:10.1109/aicas.2019.8771602
“Fortunately, memristive non-volatile memory (NVM) devices, such as ReRAM [2], PCM [3], CBRAM [4], OxRAM [5], and STT-MRAM [6] have proven the potential for a synaptic device in SNN hardware.”
Self-citationRobust Unsupervised Two Layered Network with RRAM Synapses for Image Recognition
Lele, A. S., Kumbhare, P., & Ganguly, U. (2018) · IEEE International Conference on Emerging Electronics (ICEE) · doi:10.1109/icee44586.2018.8937982
Non-filamentary non-volatile memory elements as synapses in neuromorphic systems
Fumarola, A., Narayanan, P., Shelby, R. M., Sanchez, L. L., Burr, G. W., Moon, K., Jang, J., Hwang, H., Sidler, S., & Leblebici, Y. (2019) · Non-Volatile Memory Technology Symposium · doi:10.1109/nvmts47818.2019.8986194
“states of conductance and excellent uniformity in a highdensity, 1 kbit cross-point array [22].”
BackgroundSelf-citationImplementation of 1T1R-based OxRRAM Memristor Model for Circuit Design and Simulation
Mbarek, K., Rziga, F. O., Ghédira, S., & Besbes, K. (2019) · International Conference on Control, Automation and Diagnosis (ICCAD) · doi:10.1109/iccad46983.2019.9037895
“These models take into account different mathematical methods suitable to be implemented using SPICE or Verilog-A language in applications such as RRAM [12], artificial synapses in neuromorphic systems [13, 14], and computing-systems [15].”
MethodImplementation of Neuromorphic System with Si-based Floating-body Synaptic Transistors
Park, J., Kim, H., Kwon, M.-W., Hwang, S., Baek, M.-H., Lee, J.-J., Jang, T., & Park, B. (2017) · JSTS Journal of Semiconductor Technology and Science
Self-citationA Compact DC I-V Model for ReRAM
Syamal, B., Li, J., Chiah, S. B., & Zhou, X. (2020) · IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) · doi:10.1109/ipfa49335.2020.9260807
Sousa, J. B., Ventura, J. O., & Pereira, A. M. (2021) · Elsevier eBooks · doi:10.1016/b978-0-323-46097-2.00006-9
Ding, Q.-T., Gong, T.-C., Yu, J., Xu, X., Li, X., Lv, H., Yang, J.-G., Luo, Q., Yuan, P., Zhang, F., et al. (2021) · Science China Information Sciences · doi:10.1007/s11432-020-3127-x
“…editor, Memristors, resistive random access memory (RRAM) devices when used in memory applications, have attracted significant interest recently as a promising candidate for neuro-morphic computing systems due to their excellent size scalability, fast switching speed and low energy consumption [1].”
BackgroundThe effect of external stimuli on the performance of memristive oxides
Li, Y., Christensen, D. V., Sanna, S., Esposito, V., & Pryds, N. (2022) · Elsevier eBooks · doi:10.1016/b978-0-12-814629-3.00011-8
Das, D., Cen, Y., Wang, J., & Fong, X. (2022) · IEEE International Conference on Emerging Electronics (ICEE) · doi:10.1109/icee56203.2022.10117644
“, resistive memory [3], [4] and phase-change memory [5], [6]), spintronics [7]–[10] is arguably the most promising technology due to its non-volatile nature, low power consumption, ultrafast dynamics, higher endurance, and stochastic nature [11]–[13].”
BackgroundFully Depleted MOSFET Based Bio-Plausible Synapse for Ultra-Low Energy Applications
Kumar, A., Kamal, A. K., Singh, J., & Gupta, B. (2023) · International Conference Electronics · doi:10.1109/ieeeconf58372.2023.10177580
Neuromorphic Computing with Resistive Memory and Bayesian Machines
Frick, N. (2023) · IntechOpen eBooks · doi:10.5772/intechopen.1003254
Array of Cointegrated Transistor‐Based Artificial Neurons and Synapses for Neuromorphic Computing
Lee, S., Seo, S., Jeong, H., Han, J., Kim, Y., Yoo, D.-E., Son, J.-H., Yu, J., Choi, S., & Choi, Y. (2026) · Small · doi:10.1002/smll.74638
Hwang, E., Myeong, I., & Kim, G. (2026) · Silicon · doi:10.1007/s12633-026-03764-7
Buczek, M., Dossayev, I. T., Wittberg, C., Liu, Y., Goß, K., Mueller, D. N., Moos, Z., Liu, Z., Bittkau, K., Sultani, M. H., et al. (2026) · Advanced Electronic Materials · doi:10.1002/aelm.202500556
Hwang, E., Myeong, I., Kim, S., & Kim, G. (2026) · Advanced Intelligent Systems · doi:10.1002/aisy.70597
Self-citation
Metadata
- Authors
- Park, S., Kim, H., Choo, M., Noh, J., Sheri, A., Jung, S., Seo, K., Park, J., Kim, S., Lee, W., Shin, J., Lee, D., Choi, G., Woo, J., Cha, E., Jang, J., Park, C., Jeon, M., Lee, B., Lee, B. H., & Hwang, H.
- Affiliations
- Gwangju Institute of Science and Technology (KR)
- Pohang University of Science and Technology (KR)
- Venue
- 2012 International Electron Devices Meeting
- Publisher
- IEEE
- Published
- 2012-12
- Pages
- 10.2.1-10.2.4
- ISSN
- 0163-1918 (ISSN-L)
- OpenAlex
- W1993932725
- Cited by
- 191
- References
- 4
- Citations by year
- 2026: 5 · 2025: 2 · 2024: 11 · 2023: 10 · 2022: 13 · 2021: 21 · 2020: 22 · 2019: 18 · 2018: 24 · 2017: 25 · 2016: 18 · 2015: 10 · 2014: 8 · 2013: 4
- FWCI
- 8.99
- Type
- conference paper
- Language
- en
- Open access
- closed
- Locations
- Technical digest - International Electron Devices Meeting/Technical digest (publishedVersion)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Ferroelectric and Negative Capacitance Devices
- Physical Sciences › Computer Science › Artificial Intelligence › Neural Networks and Reservoir Computing
- Keywords
- resistive random access memory, neuromorphic systems, pattern recognition, learning ability
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review