The DOI matches its Crossref record; 40 of the 42 references it cites were found in a registry or an index.
Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation
Abstract
Since their introduction, field programmable gate arrays (FPGAs) have grown in capacity by more than a factor of 10 000 and in performance by a factor of 100. Cost and energy per operation have both decreased by more than a factor of 1000. These advances have been fueled by process technology scaling, but the FPGA story is much more complex than simple technology scaling. Quantitative effects of Moore?s Law have driven qualitative changes in FPGA architecture, applications and tools. As a consequence, FPGAs have passed through several distinct phases of development. These phases, termed "Ages" in this paper, are The Age of Invention, The Age of Expansion and The Age of Accumulation. This paper summarizes each and discusses their driving pressures and fundamental characteristics. The paper concludes with a vision of the upcoming Age of FPGAs.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“In recent years, an emerging hardware technology which has demonstrated strong potential and capabilities for EI implementations is the FPGA (field programmable gate array) technology [4].”
From Embedded Intelligence on FPGA: Survey, Applications and Challenges (2021) · cites this paper as [4]
Citations
Cites
Dark silicon and the end of multicore scaling
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2011) · Proceedings - International Symposium on Computer Architecture/Proceedings · doi:10.1145/2000064.2000108 · Cited by 1,633
Architecture and CAD for Deep-Submicron FPGAS
Betz, V., Rose, J., & Marquardt, A. (1999) · Springer eBooks · doi:10.1007/978-1-4615-5145-4 · Cited by 1,358
VPR: a new packing, placement and routing tool for FPGA research
Betz, V., & Rose, J. (1997) · Lecture notes in computer science · doi:10.1007/3-540-63465-7_226 · Cited by 1,128
Measuring the Gap Between FPGAs and ASICs
Kuon, I., & Rose, J. (2007) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2006.884574 · Cited by 1,015
High-Level Synthesis for FPGAs: From Prototyping to Deployment
Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2011.2110592 · Cited by 846
McMurchie, L., & Ebeling, C. (1995) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/201310.201328 · Cited by 807
Cong, J., & Ding, Y. (1994) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/43.273754 · Cited by 684
Dark Silicon and the End of Multicore Scaling
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2012) · IEEE Micro · doi:10.1109/mm.2012.17 · Cited by 488
Trimberger, S., Carberry, D., Johnson, A., & Wong, J. (2002) · IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) · doi:10.1109/fpga.1997.624601 · Cited by 397
Self-citationThe Garp architecture and C compiler
Callahan, T. J., Hauser, J. R., & Wawrzynek, J. (2000) · Computer · doi:10.1109/2.839323 · Cited by 392
Research works printed but not linked: 8
- muroga, 0, A large Scale FPGA with 10 K core cells with CMOS 0.8 um 3-layered metal process, Proc CICC
- crockett, 2014, The Zynq Book
- dworksy, 2012, How can we keep our FPGAs from falling into the productivity gap, Design and Reuse
- carter, 0, A user programmable reconfigurable gate array, Proc Custom Integr Circuits Conf, 233
- halfhill, 2007, Microblaze v7 Gets an MMU, Microprocessor Rep
- jones, 0, An effective hardware/software solution for fine grained architectures, Proc FPGA
- 10.1145/296399.296428 · DOI
- koo, 0, Benefits of partial reconfiguration, Xcell Fourth Quarter 2005
Cited by
Sorted by citations
Hybrid quantum-classical algorithms in the noisy intermediate-scale quantum era and beyond
Callison, A., & Chancellor, N. (2022) · Physical Review A · doi:10.1103/physreva.106.010101 · Cited by 172
Embedded Intelligence on FPGA: Survey, Applications and Challenges
Seng, K. P., Lee, P. J., & Ang, L. M. (2021) · Electronics · doi:10.3390/electronics10080895 · Cited by 105
Applications and Techniques for Fast Machine Learning in Science
Deiana, A. M., Tran, N. V., Agar, J., Blott, M., Guglielmo, G. D., Duarte, J. M., Harris, P. C., Hauck, S., Liu, M., Neubauer, M. S., et al. (2022) · Frontiers in Big Data · doi:10.3389/fdata.2022.787421 · Cited by 107
Smart city as a distributed platform: Toward a system for citizen-oriented management
Chamoso, P., González‐Briones, A., la Prieta, F. D., Venayagamoorthy, G. K., & Corchado, J. M. (2020) · Computer Communications · doi:10.1016/j.comcom.2020.01.059 · Cited by 74
García-Retuerta, D., Chamoso, P., Hernández, G., Guzmán, A. S. R., Yiğitcanlar, T., & Corchado, J. M. (2021) · Electronics · doi:10.3390/electronics10070765 · Cited by 55
Hardware Architectures for Real-Time Medical Imaging
Alcaín, E., Fernández, P. R., Nieto, R., Montemayor, A. S., Vilas, J., Galiana-Bordera, A., Martínez-Gironés, P. M., Prieto-de-la-Lastra, C., Rodríguez-Vila, B., Sanz, M. B., et al. (2021) · Electronics · doi:10.3390/electronics10243118 · Cited by 53
Peng, G., Liu, L., Zhou, S., Yin, S., & Wei, S. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2952839 · Cited by 46
Programming and Synthesis for Software-defined FPGA Acceleration: Status and Future Prospects
Lai, Y., Ustun, E., Xiang, S., Fang, Z., Rong, H., & Zhang, Z. (2021) · ACM Transactions on Reconfigurable Technology and Systems · doi:10.1145/3469660 · Cited by 45
ApproxFPGAs: Embracing ASIC-Based Approximate Arithmetic Components for FPGA-Based Systems
Prabakaran, B. S., Mrázek, V., Vasicek, Z., Sekanina, L., & Shafique, M. (2020) · ACM/IEEE Design Automation Conference (DAC) · doi:10.1109/dac18072.2020.9218533 · Cited by 40
Reconfigurable content-addressable memory (CAM) on FPGAs: A tutorial and survey
Irfan, M., Sanka, A. I., Ullah, Z., & Cheung, R. C. C. (2021) · Future Generation Computer Systems · doi:10.1016/j.future.2021.09.037 · Cited by 36
Structural Decomposition in FSM Design: Roots, Evolution, Current State—A Review
Barkalov, A. A., Titarenko, L., & Krzywicki, K. (2021) · Electronics · doi:10.3390/electronics10101174 · Cited by 22
Comp-TCAM: An Adaptable Composite Ternary Content-Addressable Memory on FPGAs
Irfan, M., Yantır, H. E., Ullah, Z., & Cheung, R. C. C. (2021) · IEEE Embedded Systems Letters · doi:10.1109/les.2021.3124747 · Cited by 20
MicroFPGA: An affordable FPGA platform for microscope control
Deschamps, J. R., Kieser, C., Hoess, P., Deguchi, T., & Ries, J. (2023) · HardwareX · doi:10.1016/j.ohx.2023.e00407 · Cited by 20
Reconfigurable Architectures: The Shift from General Systems to Domain Specific Solutions
D’Arnese, E., Conficconi, D., Santambrogio, M. D., & Sciuto, D. (2022) · Computer architecture and design methodologies · doi:10.1007/978-981-16-7487-7_14 · Cited by 16
An Energy-Efficient Reconfigurable Autoencoder Implementation on FPGA
Isik, M., Oldland, M., & Zhou, L. (2024) · Lecture notes in networks and systems · doi:10.1007/978-3-031-47721-8_14 · Cited by 13
A new design approach of hardware implementation through natural language entry
Yang, K., Liu, H., Zhao, Y., & Deng, T. (2023) · IET Collaborative Intelligent Manufacturing · doi:10.1049/cim2.12087 · Cited by 10
Emerging Trends in Industrial Electronics: A Cross-Disciplinary View
Lucía, Ó., She, J., Chen, A. C., Cheng, Z., Chow, M. Y., Dunai, L., Hilairet, M., Huang, V., Monmasson, É., Umetani, K., et al. (2021) · IEEE Industrial Electronics Magazine · doi:10.1109/mie.2020.3032942 · Cited by 10
Rosebud: Making FPGA-Accelerated Middlebox Development More Pleasant
Khazraee, M., Forencich, A., Papen, G. C., Snoeren, A. C., & Schulman, A. (2023) · International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) · doi:10.1145/3582016.3582067 · Cited by 9
Research and Hardware Design of Image Processing Algorithm Based on FPGA
Wei, Y., & Xiao, H. (2020) · Journal of Physics Conference Series · doi:10.1088/1742-6596/1648/4/042104 · Cited by 8
Shallow Water DG Simulations on FPGAs: Design and Comparison of a Novel Code Generation Pipeline
Alt, C., Kenter, T., Faghih-Naini, S., Faj, J., Opdenhövel, J.-O., Plessl, C., Aizinger, V., Hönig, J., & Köstler, H. (2023) · Lecture notes in computer science · doi:10.1007/978-3-031-32041-5_5 · Cited by 8
Prabakaran, B. S., Mrázek, V., Vašíček, Z., Sekanina, L., & Shafique, M. (2023) · doi:10.1109/iccad57390.2023.10323678 · Cited by 8
FPGA-Based Spiking Neural Networks
Mehrabi, A., & André, V. S. (2024) · Artificial intelligence · doi:10.5772/intechopen.1006168 · Cited by 7
Comparative Analysis and Enhancement of FPGA and ASIC Performance in Targeted Applications
Lou, H. (2025) · Smart innovation, systems and technologies · doi:10.1007/978-981-96-0096-0_23 · Cited by 7
Field Programmable Gate Array (FPGA) Based IoT for Smart City Applications
Negi, A., Raj, S., Thapa, S., & Indu, S. (2021) · Advanced sciences and technologies for security applications · doi:10.1007/978-3-030-72139-8_7 · Cited by 7
Messaoud, S., Amdouni, R., Albouchi, A., Hajjaji, M. A., Mtibaa, A., & Atri, M. (2023) · IntechOpen eBooks · doi:10.5772/intechopen.104673 · Cited by 7
A Novel Configurable End-to-End Communication Protection Hardware Module for Automotive Sensors
Căpriță, H. V., & Selișteanu, D. (2024) · IEEE Sensors Journal · doi:10.1109/jsen.2024.3360624 · Cited by 7
Design of a Delay-Based FPGA PUF Resistant to Machine Learning Attacks
Oun, A., & Niamat, M. Y. (2021) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas47672.2021.9531815 · Cited by 7
STAP: An Architecture and Design Tool for Automata Processing on Memristor TCAMs
de Lima, J. P. C., Brandalero, M., Hübner, M., & Carro, L. (2021) · ACM Journal on Emerging Technologies in Computing Systems · doi:10.1145/3450769 · Cited by 7
Comparative analysis of OpenCL and RTL for sort-merge primitives on FPGA
Moghaddamfar, M., Faerber, C., Lehner, W., & May, N. (2020) · International Workshop on Data Management on New Hardware (DaMoN) · doi:10.1145/3399666.3399897 · Cited by 7
Video image scaling technology based on adaptive interpolation algorithm and TTS FPGA implementation
Liu, G., Zhou, B., Yi, H., Wang, L., Wang, W., & Zhao, E. (2021) · Computer Standards & Interfaces · doi:10.1016/j.csi.2021.103516 · Cited by 7
Improving Simulated Annealing Algorithm for FPGA Placement Based on Reinforcement Learning
Tian, C., Chen, L., Wang, Y., Wang, S., Zhou, J., Zhang, Y., & Li, G. (2022) · IEEE Joint International Information Technology and Artificial Intelligence Conference (ITAIC) · doi:10.1109/itaic54216.2022.9836761 · Cited by 6
Căpriță, H. V., & Selișteanu, D. (2022) · Elektronika ir Elektrotechnika · doi:10.5755/j02.eie.31154 · Cited by 6
Smart-Switching Pulse Width Modulation for High-Density Power Conversion
Gupta, M., & Venkataramanan, G. (2020) · IEEJ Journal of Industry Applications · doi:10.1541/ieejjia.9.282 · Cited by 6
A Programmable and Reconfigurable CMOS Analog Hopfield Network for NP-Hard Problems
Mathews, P. O., & Hasler, J. (2024) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2024.3480958 · Cited by 5
Automated Design of FPGAs Facilitated by Cycle-Free Routing
Li, A., Chang, T.-J., & Wentzlaff, D. (2020) · International Conference on Field Programmable Logic and Applications (FPL) · doi:10.1109/fpl50879.2020.00042 · Cited by 4
Zhu, Y., & Hou, K. (2024) · International Journal of Digital Multimedia Broadcasting · doi:10.1155/2024/4420578 · Cited by 4
SecureLLAMA: Secure FPGAs Using LLAMA Large Language Models
Alqarni, M., & Azim, A. (2025) · IEEE Transactions on Artificial Intelligence · doi:10.1109/tai.2025.3544590 · Cited by 5
Design of Automatic 5 × 5 Dispenser with three kinds of payment modes using Verilog HDL
Sri, U. A. L. S., Subrahmanyam, B. N., Gangadhar, D. T. M., & Kumar, S. K. (2020) · IEEE International Students' Conference on Electrical, Electronics and Computer Science (SCEECS) · doi:10.1109/sceecs48394.2020.17 · Cited by 3
Design and Implementation of Multi-rate Digital Signal Processing Software Based on FPGA
Yin, X., Lin, Y., Zheng, S., & Wang, Y. (2022) · International Conference on Big Data, Information and Computer Network (BDICN) · doi:10.1109/bdicn55575.2022.00135 · Cited by 3
CoaCAD: Correlation-Assisted Computer-Aided Design for Nonvolatile FPGAs
Zhao, M., Xiong, Y., Zhang, H., Zheng, H., Yu, D., & Shen, Z. (2024) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2024.3419048 · Cited by 2
Reconfigurable integrated optical Bragg switches based on low-loss phase-change materials
Du, J., Zhenyang, 李. L., Lei, K., Sun, H., Li, L., Lin, H., Chen, W., & Li, J. (2026) · Optics & Laser Technology · doi:10.1016/j.optlastec.2026.115092 · Cited by 2
Integrating AUTOSAR End-to-End Communication Protection Library Inside Automotive Actuators
Căpriță, H. V., & Selișteanu, D. (2023) · IEEE International Conference on Emerging Technologies and Factory Automation (ETFA) · doi:10.1109/etfa54631.2023.10275681 · Cited by 2
Field Programmable Gate Array-Based Smart Switch to Avoid Inrush Current in PV Installations
Martínez-Figueroa, G. D. J., Córcoles, F., & Bogarra, S. (2024) · Sensors · doi:10.3390/s24041121 · Cited by 2
Ifrim, R., & Popescu, D. (2025) · Cryptography · doi:10.3390/cryptography9010020 · Cited by 2
DP-Pack: Distributed Parallel Packing for FPGAs
Chen, Q., Shen, M., & Xiao, N. (2018) · International Conference on Field-Programmable Technology (FPT) · doi:10.1109/fpt.2018.00054 · Cited by 2
Reconfigurable Adaptive Multiple Transform Hardware Solutions for Versatile Video Coding
Sau, C., Ligas, D., Fanni, T., Raffo, L., & Palumbo, F. (2019) · IEEE Access · doi:10.1109/access.2019.2946054 · Cited by 2
Automated Toolchain for Enhanced Productivity in Reconfigurable Multi-accelerator Systems
Ortiz, A. G., Zamacola, R., Rodríguez, A., Otero, A., & de la Torre, E. (2020) · Lecture notes in computer science · doi:10.1007/978-3-030-44534-8_4 · Cited by 2
Tracking System Using Artificial Neural Network for FPGA Cart Follower
Ahmad, M. F., Alhady, S. S. N., Moi, C. C., Wahab, A. A. A., Othman, W. A. F. W., Zahir, A. A. M., & Bakar, E. A. (2021) · Journal of Physics Conference Series · doi:10.1088/1742-6596/1874/1/012008 · Cited by 2
Programming FPGAs for economics: An introduction to electrical engineering economics
Cheela, B., DeHon, A. M., Fernández‐Villaverde, J., & Peri, A. (2022) · Quantitative Economics · doi:10.2139/ssrn.4086226 · Cited by 2
Internet of Things - New Trends, Challenges and Hurdles
Domínguez-Morales, M., Varela‐Vaca, Á. J., & Miró-Amarante, L. (2022) · IntechOpen eBooks · doi:10.5772/intechopen.97988 · Cited by 1
Shape-shifting electrodes tune optical-frequency converter
Srinivasan, K. A. (2025) · Nature · doi:10.1038/d41586-025-03452-3 · Cited by 1
FPGA Realization of a Pipelined and Clock-Gated Cryptographic Coprocessor
Niranjan, A., & Rajeev, S. P. (2026) · International Conference on Electronics and Renewable Systems (ICEARS) · doi:10.1109/icears67481.2026.11416669 · Cited by 1
Căpriță, H. V., & Selișteanu, D. (2024) · Elsevier eBooks · doi:10.1016/b978-0-32-395207-1.00021-4 · Cited by 1
A statistical study into reliability of FPGA implemented circuits: Simulation and modelling
Aguirre‐Morales, J., & Marc, F. (2021) · Microelectronics Reliability · doi:10.1016/j.microrel.2020.113964 · Cited by 1
Design and Implementation of Software Filtering Algorithm Based on FPGA
He, Y. (2021) · Advances in intelligent systems and computing · doi:10.1007/978-3-030-74814-2_22 · Cited by 1
System Static Timing Analysis Method Based on Hierarchization
Yuan, L., You, H., & Guo, G. (2023) · International Symposium of Electronics Design Automation (ISEDA) · doi:10.1109/iseda59274.2023.10218386 · Cited by 1
RESEARCH OF METABOLIC P SYSTEM FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION
Kulakovskis, D. (2019) · doi:10.20334/2019-010-m · Cited by 1
Runtime Adaptive Hardware/Software Execution in Complex Heterogeneous Systems
Suriano, L. (2020) · doi:10.20868/upm.thesis.66169 · Cited by 1
Alcalde, R. M. Z. (2022) · doi:10.20868/upm.thesis.71045 · Cited by 1
A 22 GHz Pseudo-correlation Water Vapor Radiometer.
Reeves, R. (2023) · doi:10.29393/tmudec-59pl1pc59 · Cited by 1
Introductory Chapter: ASIC Technologies and Design Techniques
Fisher, E. M. D. (2019) · IntechOpen eBooks · doi:10.5772/intechopen.84416
Qian, Y. (2020) · UWSpace (University of Waterloo)
Leveraging reuse and endurance by efficient mapping and placement for NVM-based FPGAs
de Lima, J. P. C., de Moura, R. F., & Carro, L. (2020) · IEEE International On-Line Testing Symposium (IOLTS) · doi:10.1109/iolts50870.2020.9159743
Dinavahi, V., & Lin, N. (2021) · Wiley eBooks · doi:10.1002/9781119819035.biblio
Error Analysis of Digital Electric Energy Metering Based on FPGA
Zheng, K., Zhao, Y. C., & Luo, H. (2022) · Journal of Physics Conference Series · doi:10.1088/1742-6596/2360/1/012041
A Framework for Intrinsic Evolvable Systems
Charaf, N., & Göhringer, D. (2022) · International Conference on Field Programmable Logic and Applications (FPL) · doi:10.1109/fpl57034.2022.00077
A timing library construction method aimed at improving routing efficiency for modern FPGAs
Liao, G., & Yu, J. (2023) · International Conference on Electronic Technology and Information Science (ICETIS) · doi:10.1117/12.2682408
Separation of Input Variables for Optimization of the Mealy FSM Circuit
Barkalov, A., Titarenko, L., Головін, О. М., Matvienko, O. V., & Saburova, S. (2023) · Cybernetics and Computer Technologies · doi:10.34229/2707-451x.23.4.10
Mishra, K., & Bordoloi, S. (2024) · Lecture notes in networks and systems · doi:10.1007/978-981-97-5786-2_30
FPGA Based Multi-Functional and Multi-Dimensional Smart Network Routing Processor
Achar, S., & Jayadevappa, D. (2024) · International Conference on Computation System and Information Technology for Sustainable Solutions (CSITSS) · doi:10.1109/csitss64042.2024.10816803
Improving Temporal Characteristics of Mealy FSM with Composite State Codes
Barkalov, A., Titarenko, L., Krzywicki, K., & Saburova, S. (2025) · Electronics · doi:10.3390/electronics14071406
Address Translation in a Compositional Microprogram Control Unit
Barkalov, A., Titarenko, L., Головін, О. М., & Matvienko, O. V. (2025) · Cybernetics and Computer Technologies · doi:10.34229/2707-451x.25.2.8
Inside GateMate: Analysis and Benchmarking of a New FPGA Architecture
Ibrahimović, T., & Osmić, N. (2025) · doi:10.1109/icm66518.2025.11322434
Video Game Emulation: Using FPGA Technology with Open Source Tools
Bavcic, K., Osmić, N., Kovacevic, H., & Hadziaganovic, A. (2026) · International Symposium INFOTEH-JAHORINA (INFOTEH) · doi:10.1109/infoteh68759.2026.11477622
Kumar, R., Mahanta, A. J., & Mukherjee, S. (2026) · International Conference on Sustainable Computing and Smart Systems (ICSCSS) · doi:10.1109/icscss69635.2026.11645885
Optimization of Compositional Microprogram Control Unit with Code Sharing
Barkalov, A. A., Titarenko, L., Saburova, S., & Matvienko, O. V. (2026) · Cybernetics and Computer Technologies · doi:10.34229/2707-451x.26.3.12
Metadata
- Authors
- Trimberger, S. M. S.
- Affiliations
- Xilinx (United States) (US)
- Corresponding author
- Trimberger, Stephen M. Steve
- Venue
- IEEE Solid-State Circuits Magazine
- Published
- 2018
- Volume
- 10
- Issue
- 2
- Pages
- 16-29
- ISSN
- 1943-0582 (ISSN-L)
- OpenAlex
- W2809370239
- Cited by
- 77
- References
- 42
- Citations by year
- 2026: 5 · 2025: 7 · 2024: 10 · 2023: 11 · 2022: 11 · 2021: 17 · 2020: 11 · 2019: 4 · 2018: 1
- FWCI
- 3.16
- Type
- journal article
- Language
- en
- Open access
- closed
- Locations
- IEEE Solid-State Circuits Magazine (publishedVersion)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › VLSI and FPGA Design Techniques
- Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Embedded Systems and FPGA Applications
- Keywords
- FPGA, FPGA architecture, Moore's law, process technology scaling, FPGA design tools, FPGA applications, energy efficiency, cost reduction
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
