Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation

Dark silicon and the end of multicore scaling

Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2011) · Proceedings - International Symposium on Computer Architecture/Proceedings · doi:10.1145/2000064.2000108 · Cited by 1,633

Architecture and CAD for Deep-Submicron FPGAS

Betz, V., Rose, J., & Marquardt, A. (1999) · Springer eBooks · doi:10.1007/978-1-4615-5145-4 · Cited by 1,358

VPR: a new packing, placement and routing tool for FPGA research

Betz, V., & Rose, J. (1997) · Lecture notes in computer science · doi:10.1007/3-540-63465-7_226 · Cited by 1,128

Measuring the Gap Between FPGAs and ASICs

Kuon, I., & Rose, J. (2007) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2006.884574 · Cited by 1,015

High-Level Synthesis for FPGAs: From Prototyping to Deployment

Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2011.2110592 · Cited by 846

PathFinder

McMurchie, L., & Ebeling, C. (1995) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/201310.201328 · Cited by 807

FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs

Cong, J., & Ding, Y. (1994) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/43.273754 · Cited by 684

Dark Silicon and the End of Multicore Scaling

Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2012) · IEEE Micro · doi:10.1109/mm.2012.17 · Cited by 488

A time-multiplexed FPGA

Trimberger, S., Carberry, D., Johnson, A., & Wong, J. (2002) · IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) · doi:10.1109/fpga.1997.624601 · Cited by 397

The Garp architecture and C compiler

Callahan, T. J., Hauser, J. R., & Wawrzynek, J. (2000) · Computer · doi:10.1109/2.839323 · Cited by 392

FPGA and CPLD architectures: a tutorial

Brown, S. D., & Rose, J. (1996) · IEEE Design & Test of Computers · doi:10.1109/54.500200 · Cited by 364

A 30 Year Retrospective on Dennard's MOSFET Scaling Paper

Bohr, M. T. (2007) · IEEE Solid-State Circuits Society Newsletter · doi:10.1109/n-ssc.2007.4785534 · Cited by 321

Field-Programmable Gate Array Technology

(1994) · Springer eBooks · doi:10.1007/978-1-4615-2742-8 · Cited by 286

Programmable active memories: reconfigurable systems come of age

Vuillemin, J. E., Bertin, P., Roncin, D., Shand, M., Touati, H. H., & Boucard, P. (1996) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/92.486081 · Cited by 286

From opencl to high-performance hardware on FPGAS

Czajkowski, T., Aydonat, U., Denisenko, D., Freeman, J., Kinsner, M., Neto, D., Wong, J., Yiannacouras, P., & Singh, D. P. (2012) · International Conference on Field Programmable Logic and Applications (FPL) · doi:10.1109/fpl.2012.6339272 · Cited by 234

The Stratix II logic and routing architecture

Lewis, D. M., Ahmed, E., Baeckler, G., Betz, V., Bourgeault, M., Cashman, D., Galloway, D. R., Hutton, M., Lane, C., Lee, A., et al. (2005) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/1046192.1046195 · Cited by 219

DPGA-coupled microprocessors: commodity ICs for the early 21st Century

DeHon, A. M. (2002) · doi:10.1109/fpga.1994.315596 · Cited by 174

FPGA routing architecture

Betz, V., & Rose, J. (1999) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/296399.296428 · Cited by 169

Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization)

DeHon, A. M. (1999) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/296399.296431 · Cited by 162

Logic emulation with virtual wires

Babb, J. W., Tessier, R., Dahl, M., Hanono, S. Z., Hoki, D. M., & Agarwal, A. (1997) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/43.640619 · Cited by 162

FCUDA: Enabling efficient compilation of CUDA kernels onto FPGAs

Papakonstantinou, A., Gururaj, K., Stratton, J. A., Chen, D., Cong, J., & Hwu, W. (2009) · doi:10.1109/sasp.2009.5226333 · Cited by 159

Reprogrammable network packet processing on the field programmable port extender (FPX)

Lockwood, J. W., Naufel, N., Turner, J. S., & Taylor, D. E. (2001) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/360276.360304 · Cited by 135

NetFPGA—An Open Platform for Teaching How to Build Gigabit-Rate Network Switches and Routers

Gibb, G., Lockwood, J. W., Naous, J., Hartke, P., & McKeown, N. (2008) · IEEE Transactions on Education · doi:10.1109/te.2008.919664 · Cited by 131

A 90-nm Low-Power FPGA for Battery-Powered Applications

Tuan, T., Rahman, A., Das, S., Trimberger, S., & Kao, S. (2007) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2006.885731 · Cited by 128

DPGA utilization and application

DeHon, A. M. (1996) · doi:10.1145/228370.228387 · Cited by 118

Iterative and adaptive slack allocation for performance-driven layout and FPGA routing

Frankle, J. (1992) · doi:10.5555/113938.149626 · Cited by 94

Architectural enhancements in Stratix-III™ and Stratix-IV™

Lewis, D. M., Ahmed, E., Cashman, D., Vanderhoek, T., Lane, C., Lee, A., & Pan, P. (2009) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/1508128.1508135 · Cited by 72

DPGA Utilization and Application

DeHon, A. M. (1996) · doi:10.1109/fpga.1996.242438 · Cited by 63

Iterative and adaptive slack allocation for performance-driven layout and FPGA routing

Frankle, J. (2003) · Proceedings - ACM IEEE Design Automation Conference · doi:10.1109/dac.1992.227746 · Cited by 54

A CMOS electrically configurable gate array

El-Ayat, K., Gamal, A. E., Guo, R., Chang, J., Mak, R. K. H., Chiu, F., Hamdy, E., McCollum, J., & Mohsen, A. M. (1989) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.32037 · Cited by 42

Architecture of centralized field-configurable memory

Wilton, S. J. E., Rose, J., & Vranesic, Z. G. (1995) · doi:10.1145/201310.201326 · Cited by 36

Configurable logic: a dynamically programmable cellular architecture and its vlsi implementation

Kean, T. A. (1988) · ERA · Cited by 34

Are we really ready for VLSI2?

Moore, G. E. (1979) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.1979.1155953 · Cited by 32

Segmented channel routing

Roychowdhury, V. P., Greene, J. W., & Gamal, A. E. (1993) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/43.184845 · Cited by 28

Signal processing at 250 MHz using high-performance FPGA's

Herzen, B. P. V. (1997) · doi:10.1145/258305.258313 · Cited by 27

Are We Really Ready for VLSI^2?

Moore, G. E. (1979) · CalTechCONF (Cal Tech) · Cited by 22

A timing driven N-way chip and multi-chip partitioner

Roy, K., & Sechen, C. (2002) · International Conference on Computer Aided Design · doi:10.1109/iccad.1993.580064 · Cited by 17

Building Custom FIR Filters Using System Generator

Hwang, J. C. M., & Ballagh, J. (2002) · Lecture notes in computer science · doi:10.1007/3-540-46117-5_117 · Cited by 12

An MPGA-like FPGA

Marple, D. (1992) · IEEE Design & Test of Computers · doi:10.1109/54.173333 · Cited by 7

ORCA: a high speed, high density FPGA architecture

Krambeck, R. H., Chen, C. T., & Tsui, R. Y. (2002) · IEEE Computer Society International Conference (COMPCON Spring) · doi:10.1109/cmpcon.1993.289697 · Cited by 4

Hybrid quantum-classical algorithms in the noisy intermediate-scale quantum era and beyond

Callison, A., & Chancellor, N. (2022) · Physical Review A · doi:10.1103/physreva.106.010101 · Cited by 172

Embedded Intelligence on FPGA: Survey, Applications and Challenges

Seng, K. P., Lee, P. J., & Ang, L. M. (2021) · Electronics · doi:10.3390/electronics10080895 · Cited by 105

Applications and Techniques for Fast Machine Learning in Science

Deiana, A. M., Tran, N. V., Agar, J., Blott, M., Guglielmo, G. D., Duarte, J. M., Harris, P. C., Hauck, S., Liu, M., Neubauer, M. S., et al. (2022) · Frontiers in Big Data · doi:10.3389/fdata.2022.787421 · Cited by 107

Smart city as a distributed platform: Toward a system for citizen-oriented management

Chamoso, P., González‐Briones, A., la Prieta, F. D., Venayagamoorthy, G. K., & Corchado, J. M. (2020) · Computer Communications · doi:10.1016/j.comcom.2020.01.059 · Cited by 74

An Efficient Management Platform for Developing Smart Cities: Solution for Real-Time and Future Crowd Detection

Garc­ía-Retuerta, D., Chamoso, P., Hernández, G., Guzmán, A. S. R., Yiğitcanlar, T., & Corchado, J. M. (2021) · Electronics · doi:10.3390/electronics10070765 · Cited by 55

Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology

Trimberger, S. (2015) · Proceedings of the IEEE · doi:10.1109/jproc.2015.2392104 · Cited by 220

Technology scaling at an inflexion point: What next? (FPGA perspective)

Hart, M. J. (2009) · IEEE Hot Chips Symposium · doi:10.1109/hotchips.2009.7478384

20 years of FPGA evolution from glue logic to major system component

Alfke, P. (2007) · IEEE Hot Chips Symposium · doi:10.1109/hotchips.2007.7482485 · Cited by 3

Technology Scaling in FPGAs: Trends in Applications and Architectures

Shannon, L., Cojocaru, V., Dao, N. C., & Leong, P. H. W. (2015) · IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) · doi:10.1109/fccm.2015.11 · Cited by 20

FPGAs in 2005 and Beyond

Alfke, P. (2005) · CERN Document Server (European Organization for Nuclear Research) · doi:10.5170/cern-2005-011.117