The DOI matches its Crossref record; 40 of the 42 references it cites were found in a registry or an index.
Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology: This Paper Reflects on How Moore's Law Has Driven the Design of FPGAs Through Three Epochs: the Age of Invention, the Age of Expansion, and the Age of Accumulation
Abstract
Since their introduction, field programmable gate arrays (FPGAs) have grown in capacity by more than a factor of 10 000 and in performance by a factor of 100. Cost and energy per operation have both decreased by more than a factor of 1000. These advances have been fueled by process technology scaling, but the FPGA story is much more complex than simple technology scaling. Quantitative effects of Moore?s Law have driven qualitative changes in FPGA architecture, applications and tools. As a consequence, FPGAs have passed through several distinct phases of development. These phases, termed "Ages" in this paper, are The Age of Invention, The Age of Expansion and The Age of Accumulation. This paper summarizes each and discusses their driving pressures and fundamental characteristics. The paper concludes with a vision of the upcoming Age of FPGAs.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“In recent years, an emerging hardware technology which has demonstrated strong potential and capabilities for EI implementations is the FPGA (field programmable gate array) technology [4].”
From Embedded Intelligence on FPGA: Survey, Applications and Challenges (2021) · cites this paper as [4]
Citations
Cites
Dark silicon and the end of multicore scaling
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2011) · Proceedings - International Symposium on Computer Architecture/Proceedings · doi:10.1145/2000064.2000108 · Cited by 1,633
Architecture and CAD for Deep-Submicron FPGAS
Betz, V., Rose, J., & Marquardt, A. (1999) · Springer eBooks · doi:10.1007/978-1-4615-5145-4 · Cited by 1,358
VPR: a new packing, placement and routing tool for FPGA research
Betz, V., & Rose, J. (1997) · Lecture notes in computer science · doi:10.1007/3-540-63465-7_226 · Cited by 1,128
Measuring the Gap Between FPGAs and ASICs
Kuon, I., & Rose, J. (2007) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2006.884574 · Cited by 1,015
High-Level Synthesis for FPGAs: From Prototyping to Deployment
Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., & Zhang, Z. (2011) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2011.2110592 · Cited by 846
McMurchie, L., & Ebeling, C. (1995) · ACM/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA) · doi:10.1145/201310.201328 · Cited by 807
Cong, J., & Ding, Y. (1994) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/43.273754 · Cited by 684
Dark Silicon and the End of Multicore Scaling
Esmaeilzadeh, H., Blem, E., Amant, R. S., Sankaralingam, K., & Burger, D. (2012) · IEEE Micro · doi:10.1109/mm.2012.17 · Cited by 488
Trimberger, S., Carberry, D., Johnson, A., & Wong, J. (2002) · IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM) · doi:10.1109/fpga.1997.624601 · Cited by 397
Self-citationThe Garp architecture and C compiler
Callahan, T. J., Hauser, J. R., & Wawrzynek, J. (2000) · Computer · doi:10.1109/2.839323 · Cited by 392
Research works printed but not linked: 8
- muroga, 0, A large Scale FPGA with 10 K core cells with CMOS 0.8 um 3-layered metal process, Proc CICC
- crockett, 2014, The Zynq Book
- dworksy, 2012, How can we keep our FPGAs from falling into the productivity gap, Design and Reuse
- carter, 0, A user programmable reconfigurable gate array, Proc Custom Integr Circuits Conf, 233
- halfhill, 2007, Microblaze v7 Gets an MMU, Microprocessor Rep
- jones, 0, An effective hardware/software solution for fine grained architectures, Proc FPGA
- 10.1145/296399.296428 · DOI
- koo, 0, Benefits of partial reconfiguration, Xcell Fourth Quarter 2005
Cited by
Sorted by citations
Hybrid quantum-classical algorithms in the noisy intermediate-scale quantum era and beyond
Callison, A., & Chancellor, N. (2022) · Physical Review A · doi:10.1103/physreva.106.010101 · Cited by 172
Embedded Intelligence on FPGA: Survey, Applications and Challenges
Seng, K. P., Lee, P. J., & Ang, L. M. (2021) · Electronics · doi:10.3390/electronics10080895 · Cited by 105
Applications and Techniques for Fast Machine Learning in Science
Deiana, A. M., Tran, N. V., Agar, J., Blott, M., Guglielmo, G. D., Duarte, J. M., Harris, P. C., Hauck, S., Liu, M., Neubauer, M. S., et al. (2022) · Frontiers in Big Data · doi:10.3389/fdata.2022.787421 · Cited by 107
Smart city as a distributed platform: Toward a system for citizen-oriented management
Chamoso, P., González‐Briones, A., la Prieta, F. D., Venayagamoorthy, G. K., & Corchado, J. M. (2020) · Computer Communications · doi:10.1016/j.comcom.2020.01.059 · Cited by 74
García-Retuerta, D., Chamoso, P., Hernández, G., Guzmán, A. S. R., Yiğitcanlar, T., & Corchado, J. M. (2021) · Electronics · doi:10.3390/electronics10070765 · Cited by 55
Metadata
- Authors
- Trimberger, S. M. S.
- Affiliations
- Xilinx (United States) (US)
- Corresponding author
- Trimberger, Stephen M. Steve
- Venue
- IEEE Solid-State Circuits Magazine
- Published
- 2018
- Volume
- 10
- Issue
- 2
- Pages
- 16-29
- ISSN
- 1943-0582 (ISSN-L)
- OpenAlex
- W2809370239
- Cited by
- 77
- References
- 42
- Citations by year
- 2026: 5 · 2025: 7 · 2024: 10 · 2023: 11 · 2022: 11 · 2021: 17 · 2020: 11 · 2019: 4 · 2018: 1
- FWCI
- 3.16
- Type
- journal article
- Language
- en
- Open access
- closed
- Locations
- IEEE Solid-State Circuits Magazine (publishedVersion)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › VLSI and FPGA Design Techniques
- Physical Sciences › Computer Science › Hardware and Architecture › Embedded Systems Design Techniques
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Embedded Systems and FPGA Applications
- Keywords
- FPGA, FPGA architecture, Moore's law, process technology scaling, FPGA design tools, FPGA applications, energy efficiency, cost reduction
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
