The DOI matches its Crossref record; the references it cites are not checked yet.
Design and Implementation of a Paralleled Discrete SiC MOSFET Half-Bridge Circuit with an Improved Symmetric Layout and Unique Laminated Busbar
Abstract
Silicon carbide (SiC) metal oxide semiconductor field effect transistors (MOSFETs) have many advantages compared to silicon (Si) MOSFETs: low drain-source resistance, high thermal conductivity, low leakage current, and high switching frequency. As a result, Si MOSFETs are replaced with SiC MOSFETs in many industrial applications. However, there are still not as many SiC modules to customize for each application. To meet the high-power requirement for custom applications, paralleling discrete SiC MOSFETs is an essential solution. However, it comes with many technical challenges; inequality in current sharing, different switching losses, different transient characteristics, and so forth. In this paper, the detailed MATLAB®/Simulink® Simpscape model of the SiC MOSFET from the datasheet and the simulation of the half-bridge circuit are investigated. Furthermore, this paper proposes the implementation of the four-paralleled SiC MOSFET half-bridge circuit with an improved symmetric gate driver layout. Moreover, a unique laminated busbar connected directly to the printed circuit board (PCB) is proposed to increase current and thermal capacity and decrease parasitic effects. Finally, the experimental and simulation results are presented using a 650 V SiC MOSFET (CREE) double-pulse test (DPT) circuit. The voltage overshoot problems and applied solutions are also presented.
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
The citation lists haven’t been fetched yet
Cited by 6
Research works printed but not linked: 18
- Iannaccone, 2021, Power Electronics Based on Wide-Bandgap Semiconductors: Opportunities and Challenges, IEEE Access, 9, 139446, 10.1109/ACCESS.2021.3118897 · DOI
- Yu, 2021, The Potential Impact of Using Traction Inverters With SiC MOSFETs for Electric Buses, IEEE Access, 9, 51561, 10.1109/ACCESS.2021.3069268 · DOI
- Xue, Y., Lu, J., Wang, Z., Tolbert, L.M., Blalock, B.J., and Wang, F. (2014, January 16–20). Active compensation of current unbalance in paralleled silicon carbide MOSFETs. Proceedings of the 2014 IEEE Applied Power Electronics Conference and Exposition—APEC 2014, Fort Worth, TX, USA. · DOI · Paper page
- Xue, Y., Lu, J., Wang, Z., Tolbert, L.M., Blalock, B.J., and Wang, F. (2014, January 14–18). A compact planar Rogowski coil current sensor for active current balancing of parallel-connected Silicon Carbide MOSFETs. Proceedings of the 2014 IEEE Energy Conversion Congress and Exposition (ECCE), Pittsburgh, PA, USA. · DOI
- Wen, 2021, Active Gate Driver for Improving Current Sharing Performance of Paralleled High-Power SiC MOSFET Modules, IEEE Trans. Power Electron., 36, 1491, 10.1109/TPEL.2020.3006071 · DOI · Paper page
- Lu, S., Deng, X., Li, S., and Rong, E. (2019, January 17–21). A Passive Transient Current Balancing Method for Multiple Paralleled SiC-MOSFET Half-Bridge Modules. Proceedings of the 2019 IEEE Applied Power Electronics Conference and Exposition (APEC), Anaheim, CA, USA. · DOI
- Li, 2018, Influence of Paralleling Dies and Paralleling Half-Bridges on Transient Current Distribution in Multichip Power Modules, IEEE Trans. Power Electron., 33, 6483, 10.1109/TPEL.2018.2797326 · DOI
- Mao, 2017, Balancing of Peak Currents Between Paralleled SiC MOSFETs by Drive-Source Resistors and Coupled Power-Source Inductors, IEEE Trans. Ind. Electron., 64, 8334, 10.1109/TIE.2017.2716868 · DOI
- Zeng, 2020, Imbalance Current Analysis and Its Suppression Methodology for Parallel SiC MOSFETs with Aid of a Differential Mode Choke, IEEE Trans. Ind. Electron., 67, 1508, 10.1109/TIE.2019.2901655 · DOI · Paper page
- Ahmed, M.R., Todd, R., and Forsyth, A. (2015, January 10–14). Analysis of SiC MOSFETs under hard and soft-switching. Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE), Virtual. · DOI
- Yuan, 2021, A Detailed Analytical Model of SiC MOSFETs for Bridge-Leg Configuration by Considering Staged Critical Parameters, IEEE Access, 9, 24823, 10.1109/ACCESS.2021.3056546 · DOI
- Wei, Y., and Mantooth, A. (2021, January 24–27). Subcircuit Based Modelling of SiC MOSFET in MATLAB/SIMULINK. Proceedings of the IEEE 12th Energy Conversion Congress & Exposition Asia (ECCE-Asia), Singapore. · DOI
- Mao, S., Popovic, J., and Ferreira, J.A. (2018, January 16–18). Switching Characterization and Low Inter-winding Capacitance Gate Driver Power Supply of 1200 V SIC MOSFET for the 300 kHz 10 kW Inverter. Proceedings of the 1st Workshop Wide Bandgap Power Devices Applications Asia (WiPDA Asia), Xi’an, China. · DOI
- Li, S.T., Wang, P.Y., Chen, C.J., and Hsu, C.C. (2019, January 23–25). A 10 MHz GaN Driver with Gate Ringing Suppression and Active Bootstrap Control. Proceedings of the IEEE Workshop Wide Bandgap Power Devices Applications Asia (WiPDA Asia), Taipei, Taiwan. · DOI
- Qu, 2020, Design of a paralleled SiC MOSFET half-bridge unit with distributed arrangement of DC capacitors, IEEE Trans. Power Electron., 35, 10879, 10.1109/TPEL.2020.2978718 · DOI
- Zhu, 2021, A Multi-Level Gate Driver for Crosstalk Suppression of Silicon Carbide MOSFETs in Bridge Arm, IEEE Access, 9, 100185, 10.1109/ACCESS.2021.3096547 · DOI
- Wang, G., Mookken, J., Rice, J., and Schupbach, M. (2014, January 16–20). Dynamic and static behavior of packaged silicon carbide MOSFETs in paralleled applications. Proceedings of the 2014 IEEE Applied Power Electronics Conference and Exposition—APEC 2014, Fort Worth, TX, USA. · DOI
- Aeloiza, E., Kadavelugu, A., and Rodrigues, R. (2018, January 23–27). Novel Bipolar Active Miller Clamp for Parallel SiC MOSFET Power Modules. Proceedings of the 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Portland, OR, USA. · DOI
Metadata
- Authors
- Ataseven, I., Sahin, I., & Ozturk, S. B.
- Venue
- Energies
- Publisher
- MDPI AG
- Published
- 2023-03-21
- Volume
- 16
- Issue
- 6
- Pages
- 2903
- ISSN
- 1996-1073
- Cited by
- 6
- Language
- en
- Funders
- ASELSAN Inc.
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
How to cite
Cite CoChat for the checks on this page, and the paper for its own findings.
- This page
- CoChat. (2026). Citation check: Design and Implementation of a Paralleled Discrete SiC MOSFET Half-Bridge Circuit with an Improved Symmetric Layout and Unique Laminated Busbar. https://app.cochat.ai/papers/10.3390/en16062903
- The paper
- Ataseven, I., Sahin, I., & Ozturk, S. B. (2023). Design and Implementation of a Paralleled Discrete SiC MOSFET Half-Bridge Circuit with an Improved Symmetric Layout and Unique Laminated Busbar. Energies. https://doi.org/10.3390/en16062903
Data sources
Bibliographic data: Semantic Scholar, OpenAlex, Crossref.
Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).
Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.
