Cited by 16Physical Unclonable Functions (PUFs) and Hardware SecurityCryptographic Implementations and SecurityLow-power high-performance VLSI design

Si nanodevices for random number generating circuits for cryptographic security

Fujita, S., Uchida, K., Yasuda, S., Ohba, R., Nozaki, H., Tanamoto, T.·2004·2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

Abstract

Small random-number-generating circuits for cryptographic security using Si nano-devices are described. The basis of these circuits is that nano-devices hold random electrical properties naturally that were previously regarded as a negative feature. Results of statistical tests indicate that these circuits generate extremely high-quality random numbers with relatively few transistors.

Integrity signals

Registry

Crossref · 10.1109/isscc.2004.1332710

Cites

1 of 1 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • All prior true random number generators have suffered from drawbacks in scalability, circuit complexity, or reliance on post-processing such as a Von Neumann corrector to remove bias.

    “However, all prior TRNGs have suffered from drawbacks in scalability, circuit complexity, or relied on post-processing such as a “Von Neumann corrector” to remove bias from the generated bit sequences4–13.”

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Fujita, S., Uchida, K., Yasuda, S., Ohba, R., Nozaki, H., & Tanamoto, T.
Affiliations
Toshiba (Japan) (JP)
Venue
2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)
Publisher
IEEE
Published
2004-09-28
Volume
47
Pages
294-295
ISSN
0193-6530 (ISSN-L)
OpenAlex
W1503544849
Cited by
16
References
1
Citations by year
2025: 1 · 2022: 2 · 2020: 1 · 2019: 1 · 2017: 3 · 2016: 2 · 2015: 1 · 2014: 1 · 2012: 1
FWCI
0.22
Type
conference paper
Language
en
Open access
closed
Locations
  • Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference (publishedVersion)
  • Institutional Repositories DataBase (IRDB) (submittedVersion)
Topics
  • Physical Sciences › Computer Science › Hardware and Architecture › Physical Unclonable Functions (PUFs) and Hardware Security
  • Physical Sciences › Computer Science › Artificial Intelligence › Cryptographic Implementations and Security
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
Keywords
random number generation, silicon nanodevices, cryptographic security, hardware random number generator, statistical randomness testing, nanoscale electrical properties

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review