The DOI matches its Crossref record.
A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process
Abstract
A high-speed 4b flash ADC in 90nm digital CMOS is presented that uses a dynamic offset-compensation scheme in its comparators. It achieves a sampling rate of 1.25GS/s with 3.7 ENOB (23.8dB SNDR) from dc to Nyquist while consuming 2.5mW. It has an energy per conversion step of 0.16pJ
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
Cited by
A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS
Chen, S.-W. M., & Brodersen, R. W. (2006) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2006.884231 · Cited by 423
A low-noise self-calibrating dynamic comparator for high-speed ADCs
Miyahara, M., Asada, Y., Paik, D., & Matsuzawa, A. (2008) · 2008 IEEE Asian Solid-State Circuits Conference · doi:10.1109/asscc.2008.4708780 · Cited by 420
A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration
El-Chammas, M., & Murmann, B. (2011) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2011.2108125 · Cited by 264
Huang, Y., Schleifer, H., & Killat, D. (2013) · 2013 European Conference on Circuit Theory and Design (ECCTD) · doi:10.1109/ecctd.2013.6662236 · Cited by 20
Metadata
- Authors
- Van der Plas, G., Decoutere, S., & Donnay, S.
- Venue
- 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers
- Publisher
- IEEE
- Published
- 2006
- Pages
- 2310
- ISSN
- 0193-6530 (ISSN-L)
- OpenAlex
- W2156231941
- Cited by
- 229
- References
- 0
- FWCI
- 40.48
- Type
- conference paper
- Language
- en
- Open access
- closed
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
How to cite
Cite CoChat for the checks on this page, and the paper for its own findings.
- This page
- CoChat. (2026). Citation check: A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process. https://app.cochat.ai/papers/10.1109/isscc.2006.1696294
- The paper
- Van der Plas, G., Decoutere, S., & Donnay, S. (2006). A 0.16pJ/Conversion-Step 2.5mW 1.25GS/s 4b ADC in a 90nm Digital CMOS Process. 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers. https://doi.org/10.1109/isscc.2006.1696294
Data sources
Bibliographic data: Semantic Scholar, OpenAlex, Crossref.
Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).
Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.
