Cited by 24Electrostatic Discharge in ElectronicsSilicon Carbide Semiconductor TechnologiesSemiconductor materials and interfaces

Trigger and Self-Latch Mechanisms of n-p-n Bistable Resistor

Han, Jin-Woo, Meyyappan, M.·2014·IEEE Electron Device Letters

Abstract

Trigger and self-latch mechanisms in n-p-n bistable resistor (biristor) were investigated. A two terminal vertical n-p-n biristor with floating p-type base was fabricated on a bulk silicon wafer. The temperature and current compliance effects on the current-voltage characteristics were analyzed to understand the underlying physical mechanism. The fact that the current compliance is temperature independent suggests that latch-up is triggered by band-to-band tunneling. In contrast, the high temperature and current compliance diminished the latch-down and hysteresis loop, which reveals that impact ionization is responsible for self-latching at bistable regime.

Integrity signals

Registry

Crossref · 10.1109/led.2013.2297277

Cites

8 of 8 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • The operation of the cryptoristor relies on the mechanism of STL, which occurs when sufficient holes are provided via impact ionization under a high lateral electric field, temporarily stored in an FB, and suddenly escaped from the FB.

    “The operation of the cryptoristor relies on the mechanism of STL, which occurs when a sufficient number of holes are provided via impact ionization under a high lateral electric field, temporarily stored in an FB, and suddenly escaped from the FB (33–36).”

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Han, J.-W., & Meyyappan, M.
Affiliations
Ames Research Center (US)
Venue
IEEE Electron Device Letters
Published
2014-03
Volume
35
Issue
3
Pages
387-389
ISSN
  • 0741-3106 (ISSN-L)
  • 1558-0563
OpenAlex
W2000852356
Cited by
24
References
8
Citations by year
2025: 2 · 2024: 6 · 2023: 3 · 2022: 2 · 2021: 4 · 2020: 2 · 2019: 2 · 2018: 2 · 2015: 1
FWCI
0.18
Type
journal article
Language
en
Open access
closed
Locations
IEEE Electron Device Letters (publishedVersion)
Topics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Electrostatic Discharge in Electronics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Silicon Carbide Semiconductor Technologies
  • Physical Sciences › Physics and Astronomy › Atomic and Molecular Physics, and Optics › Semiconductor materials and interfaces
Keywords
latch-up, band-to-band tunneling, impact ionization, compliance current, temperature dependence, hysteresis loops, vertical transistors, current-voltage characteristics

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review