Cited by 342Advancements in PLL and VCO TechnologiesRadio Frequency Integrated Circuit DesignAnalog and Mixed-Signal Circuit Design

The DOI matches its Crossref record; 40 of the 40 references it cites were found in a registry or an index.

Jitter in ring oscillators

McNeill, J.A.·1997·IEEE Journal of Solid-State Circuits

DOI 10.1109/4.585289

Open this paper in CoChat — free account

Abstract

Jitter in ring oscillators is theoretically described, and predictions are experimentally verified. A design procedure is developed in the context of time domain measures of oscillator jitter in a phase-locked loop (PLL). A major contribution is the identification of a design figure of merit /spl kappa/, which is independent of the number of stages in the ring. This figure of merit is used to relate fundamental circuit-level noise sources (such as thermal and shot noise) to system-level jitter performance. The procedure is applied to a ring oscillator composed of bipolar differential pair delay stages. The theoretical predictions are tested on 155 and 622 MHz clock-recovery PLL's which have been fabricated in a dielectrically isolated, complementary bipolar process. The measured closed-loop jitter is within 10% of the design procedure prediction.

Integrity signals

Registry

Crossref · 10.1109/4.585289

Cites

40 of 40 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Analysis and Design of Analog Integrated Circuits
Betts, W. R. (1978) · Electronics and Power · doi:10.1049/ep.1978.0296 · Cited by 3,837
Analysis and Design of Analog Integrated Circuits
Gray, P. R., & Meyer, R. G. (1977) · Cited by 3,482
A simple model of feedback oscillator noise spectrum
Leeson, D. B. (1966) · Proceedings of the IEEE · doi:10.1109/proc.1966.4682 · Cited by 2,462
Phaselock Techniques
Gardner, F. M. (1984) · Wiley eBooks · doi:10.1002/0471732699 · Cited by 1,699
A PLL clock generator with 5 to 110 MHz of lock range for microprocessors
Young, I. A., Greason, J., & Wong, K. L. (1992) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.165341 · Cited by 418
Analysis of timing jitter in CMOS ring oscillators
Weigandt, T. C., Kim, B., & Gray, P. R. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.1994.409188 · Cited by 287
Noise in relaxation oscillators
Abidi, A. A., & Meyer, R. G. (1983) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.1983.1052034 · Cited by 228
Noise in Oscillators
Edson, W. A. (1960) · Proceedings of the IRE · doi:10.1109/jrproc.1960.287573 · Cited by 213
PLL/DLL system noise analysis for low jitter clock synthesizer design
Kim, B., Weigandt, T. C., & Gray, P. R. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.1994.409189 · Cited by 142
A 1.8-GHz monolithic LC voltage-controlled oscillator
Nguyen, N., & Meyer, R. (1992) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.121569 · Cited by 128

Flagged first, then by citations

Show all 40 references

Research works printed but not linked: 5

10.1109/ISCAS.1994.409561 · DOI
gardner, 1990, synchronous optical network (sonet) transport systems—common generic criteria, Bellcore Tech Advisory, ta nwt 253
kim, 1993, CSA803 User s Guide
gray, 0, AD807 data sheet
stuck, 1969, Switching-time jitter statistics for bipolar transistor threshold-crossing detectors

Sorted by citations

Items 101–200 of 342

Nonlinear behavioral modeling and simulation of phase-locked and delay-locked systems
Wu, L. J., Jin, H., & Black, W. C. (2002) · Custom Integrated Circuits Conference · doi:10.1109/cicc.2000.852705 · Cited by 16
Multi-phase low-noise digital ring oscillators with sub-gate-delay resolution
Elissati, O., Cherkaoui, A., Hadbi, A. E., Rieubon, S., & Fesquet, L. (2017) · AEU - International Journal of Electronics and Communications · doi:10.1016/j.aeue.2017.11.022 · Cited by 15
A 0.5–9.5-GHz, 1.2- $\mu \text{s}$ Lock-Time Fractional-N DPLL With ±1.25%UI Period Jitter in 16-nm CMOS for Dynamic Frequency and Core-Count Scaling
Ahmad, F., Unruh, G., Iyer, A., Su, P.-E., Abdalla, S., Shen, B., Chambers, M., & Fujimori, I. (2016) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2016.2626338 · Cited by 15
A simple method for relating time- and frequency-domain measures of oscillator performance
McNeill, J. (2002) · Southwest Symposium on Mixed-Signal Design · doi:10.1109/ssmsd.2001.914928 · Cited by 15
Self-citation
On Phase Noise Compensation for OFDM Operation in 5G and Beyond
Afshang, M., Hui, D., Cheng, J.-F. T., & Grant, S. J. (2022) · IEEE Wireless Communications and Networking Conference · doi:10.1109/wcnc51071.2022.9771982 · Cited by 14
PLL jitter reduction by utilizing a ferroelectric capacitor as a VCO timing element
Pauls, G., & Kalkur, T. S. (2007) · IEEE Transactions on Ultrasonics Ferroelectrics and Frequency Control · doi:10.1109/tuffc.2007.363 · Cited by 14
SiGe HBT serial transmitter architecture for high speed variable bit rate intercomputer networking
Krawczyk, T. W., Curran, P. F., Ernest, M. W., Steidl, S. A., Carlough, S. R., McDonald, J. F., & Kraft, R. P. (2004) · IEE Proceedings - Circuits Devices and Systems · doi:10.1049/ip-cds:20040134 · Cited by 14
Simulation and Modelling Techniques for Noise in Radio Frequency Integrated Circuits
Mehrotra, A. P., & Tech, B. (1999) · Cited by 14
A 951-fsrms Period Jitter 3.2% Modulation Range in-Band Modulation Spread-Spectrum Clock Generator
Sun, H., Sobue, K., Hamashita, K., Anand, T., & Moon, U.-K. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2952852 · Cited by 13
Characterization of Oscillator Phase Noise Arising From Multiple Sources for ASIC True Random Number Generation
Peetermans, A., & Verbauwhede, I. M. R. (2024) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2023.3343114 · Cited by 13
Robust, reconfigurable, and power-efficient biosignal recording systems
Karkare, V., Chandrakumar, H., Rozgic, D., & Markovic, D. M. (2014) · Custom Integrated Circuits Conference · doi:10.1109/cicc.2014.6946018 · Cited by 13
Time-to-Digital Converter With Sample-and-Hold and Quantization Noise Scrambling Using Harmonics in Ring Oscillators
Caram, J. P., Galloway, J., & Kenney, J. S. (2017) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2017.2712518 · Cited by 13
DDJ-Adaptive SAR TDC-Based Timing Recovery for Multilevel Signaling
Hossain, M., Aurangozeb, F., & Nguyen, N. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2923586 · Cited by 13
Design of bipolar RF ring oscillators
Finocchiaro, S., Palmisano, G., Salerno, R., & Sclafani, C. (2003) · IEEE International Conference on Electronics, Circuits and Systems (ICECS) · doi:10.1109/icecs.1999.812210 · Cited by 13
Study and behavioural simulation of phase noise and jitter in oscillators
Fakhfakh, A., Lewis, N., Deval, Y., & Lévi, H. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2001.922050 · Cited by 13
Bi-Directional Gated Ring Oscillator Time Integrator
Yuan, F., Parekh, P., & Zhou, Y. (2023) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2023.3300225 · Cited by 12
First Time, Every Time - Practical Tips for Phase- Locked Loop Design
Fischette, D. (2009) · Cited by 12
Design and Performance Analysis of Nine Stages CMOS Based Ring Oscillator
Kumar, S. (2012) · International Journal of VLSI Design & Communication Systems · doi:10.5121/vlsic.2012.3306 · Cited by 12
A Sub-100-μW 0.1-to-27-Mb/s Pulse-Based Digital Transmitter for the Human Intranet in 28-nm FD-SOI CMOS
Tochou, G., Benarrouch, R., Gaidioz, D., Cathelin, A., Frappé, A., Kaiser, A., & Rabaey, J. M. (2022) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2022.3140905 · Cited by 12
Design of High-Speed Serial Links in CMOS
Yang, C.-K. K. (1998) · Cited by 12
An integrated 0.35 μm CMOS optical receiver with clock and data recovery circuit
Chen, Y., & du Plessis, M. (2006) · Microelectronics Journal · doi:10.1016/j.mejo.2006.01.003 · Cited by 12
Measuring the jitter of ring oscillators by means of information theory quantifiers
Antonelli, M., Micco, L. D., & Larrondo, H. A. (2016) · Communications in Nonlinear Science and Numerical Simulation · doi:10.1016/j.cnsns.2016.05.002 · Cited by 12
A real-time jitter measurement board for high-performance computer and communication systems
YAMAGUCHI, T. J., Ishida, M., Soma, M., Ichiyama, K., Christian, K., Ohsawa, K., & Sugai, M. (2005) · doi:10.1109/test.2004.1386939 · Cited by 12
A Novel Wide Tuning Range Differential Ring Oscillator Application in Dynamically Stable and 1.17 $$\upmu $$s Lock Time CP-PLL Frequency Synthesizer
Ahmad, R., Sharma, G. K., Boolchandani, D., & Yadav, A. (2023) · Circuits Systems and Signal Processing · doi:10.1007/s00034-023-02466-4 · Cited by 11
Jitter in Deep Sub-Micron Interconnect
Jang, J., Xu, S., & Burleson, W. P. (2005) · IEEE Computer Society Annual Symposium on VLSI · doi:10.1109/isvlsi.2005.45 · Cited by 11
A Sub-Picosecond Resolution 0.5-1.5GHz Digital-to-Phase Converter
Hanumolu, P. K., Kratyuk, V., Wei, G.-Y., & Moon, U.-K. (2006) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2006.1705319 · Cited by 11
Subthreshold current-mode oscillator-based quantizer with 3-decade scalable sampling rate and pico-Ampere range resolution
Tajalli, A., & Leblebici, Y. (2010) · European Solid-State Circuits Conference (ESSCIRC) · doi:10.1109/esscirc.2010.5619901 · Cited by 10
Bayesian and hybrid Cramer-Rao bounds for QAM dynamical phase estimation
Yang, J., Geller, B., & Wei, A. (2009) · IEEE International Conference on Acoustics Speech and Signal Processing · doi:10.1109/icassp.2009.4960329 · Cited by 10
Peak-SNR Analysis of CMOS TDCs for SPAD-Based TCSPC 3D Imaging Applications
Arvani, F., & Carusone, A. C. (2020) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2020.3023631 · Cited by 10
Long-term jitter reduction through supply noise compensation
Ring, K. M., & Krishnan, S. (2008) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2008.4541934 · Cited by 10
On Frequency-Based Interface Circuits for Capacitive MEMS Accelerometers
Qiao, Z., Boom, B. A., Annema, A.-J., Wiegerink, R. J., & Nauta, B. (2018) · Micromachines · doi:10.3390/mi9100488 · Cited by 10
Low phase noise, high bandwidth frequency synthesis techniques
Meninger, S. (2005) · Cited by 10
Time-borrowing multi-cycle on-chip interconnects for delay variation tolerance
Bowman, K. A., Tschanz, J. W., Khellah, M. M., Ghoneima, M., Ismail, Y., & De, V. K. (2006) · International Symposium on Low Power Electronics and Design (ISLPED) · doi:10.1145/1165573.1165592 · Cited by 10
Investigating flicker noise effect on randomness of CMOS ring oscillator based true random number generators
Guler, U., Pusane, A. E., & Dundar, G. (2014) · 2014 International Conference on Information Science, Electronics and Electrical Engineering · doi:10.1109/infoseee.2014.6947786 · Cited by 9
A model-based analysis of phase jitter in RF oscillators
Khanzadi, M. R., Panahi, A., Kuylenstierna, D., & Eriksson, T. (2012) · Joint Conference of the European Frequency and Time Forum and IEEE International Frequency Control Symposium (EFTF/IFCS) · doi:10.1109/fcs.2012.6243677 · Cited by 9
Model analysis of multi-finger MOSFET layout in ring oscillator design
Jiang, B., & Xia, T. (2011) · International Symposium on Quality Electronic Design (ISQED) · doi:10.1109/isqed.2011.5770749 · Cited by 9
Evaluation of random number generators on FPGAs
Abcunas, B., Reisberg, D. C., Pedro, G. T., & Coughlin, S. P. (2004) · Digital WPI · Cited by 9
CLOCK TIMING JITTER ANALYSIS AND COMPENSATION FOR BISTATIC SYNTHETIC APERTURE RADAR SYSTEMS
Wang, W.-Q. (2007) · Fluctuation and Noise Letters · doi:10.1142/s0219477507003982 · Cited by 9
1/f noise synthesis model in discrete-time for circuit simulation
Narasimha, R., Bandi, S. P. R., Rao, R., & Mukund, P. R. (2005) · IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications · doi:10.1109/tcsi.2005.849112 · Cited by 9
A methodology to investigate UWB digital receiver sensitivity to clock jitter
Pelissier, M., Denis, B., & Morche, D. (2004) · IEEE Conference on Ultra Wideband Systems and Technologies · doi:10.1109/uwbst.2003.1267816 · Cited by 9
Behavioral level noise modeling and jitter simulation of phase-locked loops with faults using VHDL-AMS
Godambe, N., & Shi, C. ‐. R. (2002) · IEEE VLSI Test Symposium (VTS) · doi:10.1109/vtest.1997.600251 · Cited by 9
Circuits for the Design of a Serial Communication System Utilizing SiGe HBT Technology
Krawczyk, T. W. (2000) · Cited by 9
Untitled work
(2006) · Digital WPI · Cited by 9
An on-chip timing jitter measurement circuit using a self-referenced clock and a cascaded time difference amplifier with duty-cycle compensation
Niitsu, K., Sakurai, M., Harigai, N., YAMAGUCHI, T. J., & Kobayashi, H. (2011) · IEEE Asian Solid-State Circuits Conference (A-SSCC) · doi:10.1109/asscc.2011.6123637 · Cited by 8
Design and Implementation of a Memristor-Based Oscillator
Hsieh, P.-H., Ming-li, T., Hsu, S.-Y., Lin, M.-H., & Chen, Y.-H. (2019) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2019.8702394 · Cited by 8
An 8‐bit digital‐to‐time converter with pre‐skewing and time interpolation
Lee, D. J., Yuan, F., Khan, G. N., & Zhou, Y. (2021) · IET Circuits Devices & Systems · doi:10.1049/cds2.12063 · Cited by 8
Noise-Aware FET Circuit Design Based on C/I D -Invariant
Wahid, A., Atkinson, J., Bindiganavile, R., Jazaeri, F., & Tajalli, A. (2023) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2023.3242209 · Cited by 8
A Jitter and Power Analysis on DCO
Lee, D.-C., Kim, K., Min, Y.-J., Park, J., & Kim, S.-W. (2011) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2011.2161161 · Cited by 8
A Multi-Rate Burst-Mode CDR Using a GVCO With Symmetric Loops for Instantaneous Phase Locking in 65-nm CMOS
Kishine, K., Inaba, H., Inoué, H., Nakamura, M. M., Tsuchiya, A., Katsurai, H., & Onodera, H. (2015) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2015.2416812 · Cited by 8
The effect of noise propagation on phase noise in ring oscillators
Samadian, S., & Green, M. M. (2008) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2008.4541775 · Cited by 8
Verification of Bit-Error Rate in Bang-Bang Clock and Data Recovery Circuits
Kundert, K. (2010) · Cited by 8
Multi-bit per cycle true random number generator based on XOR-XNOR ring oscillator unit
Fan, Q., Ran, F., & Yan, L. (2024) · Microelectronics Journal · doi:10.1016/j.mejo.2024.106142 · Cited by 7
Analysis and Design of Digital Injection-Locked Clock Multipliers Using Bang-Bang Phase Detectors
Xu, R., Ye, D., & Shi, C. ‐. R. (2022) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2022.3161763 · Cited by 7
Noise in Phase-Locked Loops [Invited]
Hajimiri, A. (2001) · CaltechAUTHORS (California Institute of Technology) · Cited by 7
Effect of synchronizing coordinated base stations on phase noise estimation
Khanzadi, M. R., Krishnan, R., & Eriksson, T. (2013) · IEEE International Conference on Acoustics Speech and Signal Processing · doi:10.1109/icassp.2013.6638600 · Cited by 7
All-digital ΔΣ time-to-digital converter with Bi-Directional gated delay line time integrator
Park, Y. J., Parekh, P., & Yuan, F. (2018) · Microelectronics Journal · doi:10.1016/j.mejo.2018.05.010 · Cited by 7
Analysis of jitter in ring oscillators due to deterministic noise
Barton, N., Ozis, D., Fiez, T. S., & Mayaram, K. (2003) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2002.1010474 · Cited by 7
A testable BIST design for PLL
Chang, Y.-J., Lin, S.-T., Luo, K.-L., & Wu, W.-C. (2004) · International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA) · doi:10.1109/vtsa.2003.1252588 · Cited by 7
Simulation technique for noise and timing jitter in electronic oscillators
Zhang, C. W., Wang, X. Y., & Forbes, L. (2004) · IEE Proceedings - Circuits Devices and Systems · doi:10.1049/ip-cds:20040435 · Cited by 7
Noise in radio frequency circuits: analysis and design implications
Mehrotra, A. (2002) · International Symposium on Quality Electronic Design (ISQED) · doi:10.1109/isqed.2001.915273 · Cited by 7
A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18μm digital CMOS technology
Tajalli, A., Müller, P. F., Atarodi, M., & Leblebici, Y. (2005) · European Solid-State Circuits Conference (ESSCIRC) · doi:10.1109/esscir.2005.1541592 · Cited by 7
Techniques for low jitter clock multiplication
Helal, B. M. (2008) · DSpace@MIT (Massachusetts Institute of Technology) · Cited by 7
Deterministic Jitter in Broadband Communication
Buckwalter, J. F. (2006) · CaltechTHESIS (California Institute of Technology) · doi:10.7907/egrd-tz84 · Cited by 7
Area‐efficient ultra‐wide‐tuning‐range ring oscillators in 65‐nm complementary metal–oxide–semiconductor
Yang, C.-W., Chen, Y., Cheng, K. M., Crovetti, P., Martins, R. P., & Mak, P. (2024) · International Journal of Circuit Theory and Applications · doi:10.1002/cta.4195 · Cited by 6
Non-Monte Carlo Analysis of Low-Frequency Noise: Exposition of Intricate Nonstationary Behavior and Comparison With Legacy Models
Mahmutoglu, A. G., & Demir, A. (2016) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2016.2529431 · Cited by 6
Design and theoretical analysis of a clock jitter reduction circuit using gated phase blending between self-delayed clock edges
Niitsu, K., Kobayashi, O., YAMAGUCHI, T. J., & Kobayashi, H. (2019) · IEICE Electronics Express · doi:10.1587/elex.16.20190218 · Cited by 6
Optimization of a 45nm CMOS voltage controlled oscillator using design of experiments
Sarivisetti, G., Kougianos, E., Mohanty, S. P., Palakodety, A., & Ale, A. K. (2006) · IEEE Region 10 Conference (TENCON) · doi:10.1109/tpsd.2006.5507456 · Cited by 6
Circuit-Based Characterization of Device Noise Using Phase Noise Data
Navid, R., Lee, T. H., & Dutton, R. W. (2010) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2009.2033535 · Cited by 6
A CMOS PWM Transceiver Using Self-Referenced Edge Detection
Niitsu, K., Osawa, Y., Harigai, N., Hirabayashi, D., Kobayashi, O., YAMAGUCHI, T. J., & Kobayashi, H. (2015) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2014.2321393 · Cited by 6
Single Event Transients in CMOS Ring Oscillators
Prinzie, J., & Smedt, V. D. (2019) · Electronics · doi:10.3390/electronics8060618 · Cited by 6
Low power LC-voltage controlled oscillator with −140 dBc/Hz @ 1 MHz offset using on-chip inductor design in 0.13 µm RF-CMOS process for S-Band application
Balodi, D., Verma, A., & Paravastu, A. G. (2019) · Circuit World · doi:10.1108/cw-03-2019-0023 · Cited by 6
All-Digital Successive Approximation TDC in Time-Mode Signal Processing
Lee, D. J., Yuan, F., & Zhou, Y. (2021) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas51556.2021.9401207 · Cited by 6
A Jitter Characterizing BIST with Pulse-Amplifying Technique
Chao, A.-S., & Chang, S.-J. (2009) · Proceedings - Asian Test Symposium/Proceedings · doi:10.1109/ats.2009.23 · Cited by 6
Jitter Analysis of Nonautonomous MOS Current-Mode Logic Circuits
Aleksić, M., Nedovic, N. M., Current, K. W., & Oklobdzija, V. G. (2008) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2008.924887 · Cited by 6
Timing Jitter Measurement of Intrinsic Random Jitter and Sinusoidal Jitter Using Frequency Division
YAMAGUCHI, T. J., Ishida, M., Soma, M., Malarsie, L., & Musha, H. (2003) · Journal of Electronic Testing · doi:10.1023/a:1022897825759 · Cited by 6
Design and characterization of an accelerometer with low cross axis sensitivity
Yang, C., Hu, C.-M., Chi, I.-T., Chau, M.-Q., & Wang, D.-A. (2023) · Microelectronic Engineering · doi:10.1016/j.mee.2023.112044 · Cited by 5
USCoCa: A Subcarrier Frequency Continuous Calibration Method for Backscattered Concurrent Data Mode in UHF RFID System
Zhao, Y., Jiang, H., Ying, Z., Gao, F., Li, S., Shen, Z., Tang, K., Wang, H., Mitsugi, J., & Min, H. (2023) · IEEE International Conference on RFID · doi:10.1109/rfid58307.2023.10178679 · Cited by 5
gm/ID methodology applied to ring oscillators
Torralba-Ayance, A., & Díaz‐Sánchez, A. (2024) · Integration · doi:10.1016/j.vlsi.2024.102173 · Cited by 5
Immunity evaluation of inverter chains against RF power on power delivery network
Yoshikawa, K., Harada, Y., Miura, N., Takeda, N., Saito, Y., & Nagata, M. (2013) · International Workshop on the Electromagnetic Compatibility of Integrated Circuits (EMC Compo) · doi:10.1109/emccompo.2013.6735206 · Cited by 5
Design of efficient CMOS ring oscillator-based random number generator
Güler, Ü., Pusane, A. E., & Dündar, G. (2017) · International Journal of Electronics · doi:10.1080/00207217.2017.1312704 · Cited by 5
Physical implementation of asynchronous cellular automata networks: mathematical models and preliminary experimental results
Cicuttin, A., Micco, L. D., Crespo, M. L., Antonelli, M., Ordóñez, L. G. G., & Florian, W. (2021) · Nonlinear Dynamics · doi:10.1007/s11071-021-06754-z · Cited by 5
Time-interleaved pulse-shrinking time-to-digital converter with reduced conversion time
Park, Y. J., & Yuan, F. (2017) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-017-0949-8 · Cited by 5
Minimizing Phase Noise Variation in CMOS Ring Oscillators
Srinivasan, V., ISLAM, S. K., & Blalock, B. J. (2003) · Analog Integrated Circuits and Signal Processing · doi:10.1023/a:1022514002482 · Cited by 5
Design of a digitally programmable delay-locked-loop for a low-cost ultra wide band radar receiver
Paulino, N., Serrazina, M., Goês, J., & Steiger-Garcao, A. (2003) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2003.1205518 · Cited by 5
System-level simulation of a noisy phase-locked loop
Herzel, F., & Piz, M. (2005) · AMS Acta (University of Bologna) · doi:10.6092/unibo/amsacta/1299 · Cited by 5
Collaborative beamforming in wireless sensor networks
Sayilir, S., Lu, Y.-H., Peroulis, D., Hu, Y., & Jung, B. (2011) · Asilomar Conference on Signals, Systems and Computers (ACSSC) · doi:10.1109/acssc.2011.6190208 · Cited by 5
SSMCB: Low-Power Variation-Tolerant Source-Synchronous Multicycle Bus
Ghoneima, M., Ismail, Y., Khellah, M. M., & De, V. K. (2009) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2008.2001805 · Cited by 5
A Random Jitter RMS Estimation Technique for BIST Applications
Lee, J. W., Chun, J. H., & Abraham, J. A. (2009) · Proceedings - Asian Test Symposium/Proceedings · doi:10.1109/ats.2009.38 · Cited by 5
Octave tunable, highly linear, RC-ring oscillator with differential fine-coarse tuning, quadrature outputs and amplitude control for fiber optic transceivers
Sanduleanu, M., van Goor, D., & Veenstra, H. (2003) · IEEE MTT-S International Microwave Symposium digest · doi:10.1109/mwsym.2002.1011677 · Cited by 5
CMOS time-to-digital converter structures for the integrated receiver of a pulsed time-of-flight laser rangefinder
Nissinen, I. (2011) · Cited by 5
Time-Borrowing Multi-Cycle On-Chip Interconnects for Delay Variation Tolerance
Bowman, K. A., Tschanz, J. W., Khellah, M. M., Ghoneima, M., Ismail, Y., & De, V. K. (2006) · International Symposium on Low Power Electronics and Design (ISLPED) · doi:10.1109/lpe.2006.4271811 · Cited by 5
Approximation approach for timing jitter characterization in circuit simulators
Gourary, M. M., Rusakov, S. G., Ulyanov, S. L., Zharov, M. M., Gullapalli, K. K., & Mulvaney, B. J. (2003) · Design, Automation, and Test in Europe · doi:10.1109/date.2003.1253602 · Cited by 5
Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit
Muller, P., Tajalli, A., Atarodi, M., & Leblebici, Y. (2005) · Design, Automation, and Test in Europe · doi:10.1109/date.2005.315 · Cited by 5
A differentially-tuned CMOS LC VCO for low-voltage full-rate 10 Gb/s CDR circuit
Mukherjee, D., Bhattacharjee, J., & Laskar, J. (2003) · IEEE MTT-S International Microwave Symposium digest · doi:10.1109/mwsym.2002.1011722 · Cited by 5
A study of phase noise and jitter in submicron CMOS phase-locked loop circuits
Zhang, C. (2006) · doi:10.31390/gradschool_dissertations.2959 · Cited by 5
Wideband Phase-Locked-Loop-Based Frequency Synthesis
Fahim, A. M. (2015) · Springer eBooks · doi:10.1007/978-3-319-11011-0_6 · Cited by 4
Novel last passage time based jitter model with application to low slew rate/high noise ring oscillator
Leung, B., Gong, G., McLeish, D. L., & Robson, S. (2014) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-013-0251-3 · Cited by 4
CML ring oscillators: oscillation frequency
Alioto, M., di Catalno, G., & Palumbo, G. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2001.922183 · Cited by 4
Measurements and analysis of PLL jitter caused by digital switching noise
Larsson, P. (2000) · Cited by 4
Nonlinear Jitter of a Clock Path Due to Electromagnetic Interference on the Supply
Huang, Z., Yang, S., & Su, T. (2017) · IEEE Transactions on Electromagnetic Compatibility · doi:10.1109/temc.2017.2707301 · Cited by 4

Authors: McNeill, J. A.
Affiliations: Worcester Polytechnic Institute (US)
Corresponding author: McNeill, J.A.
ORCID: McNeill, J.A.
Venue: IEEE Journal of Solid-State Circuits
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Published: 1997-06
Volume: 32
Issue: 6
Pages: 870-879
ISSN: 0018-9200 (ISSN-L)
DOI: 10.1109/4.585289
OpenAlex: W2119123494
Cited by: 342
References: 40
Citations by year: 2026: 3 · 2025: 1 · 2024: 9 · 2023: 11 · 2022: 10 · 2021: 11 · 2020: 3 · 2019: 12 · 2018: 10 · 2017: 10 · 2016: 5 · 2015: 8 · 2014: 15 · 2013: 15 · 2012: 10
FWCI: 8.51
Type: journal article
Language: en
Open access: closed
Licence: ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html (vor)
Locations: IEEE Journal of Solid-State Circuits (publishedVersion)
Topics: Physical Sciences › Engineering › Electrical and Electronic Engineering › Advancements in PLL and VCO Technologies
Physical Sciences › Engineering › Electrical and Electronic Engineering › Radio Frequency Integrated Circuit Design
Physical Sciences › Engineering › Electrical and Electronic Engineering › Analog and Mixed-Signal Circuit Design
Keywords: ring oscillator, jitter, phase-locked loop, clock recovery, thermal noise, shot noise, bipolar integrated circuits

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

Jitter in ring oscillators

Abstract

Overview

Integrity signals

Verification

Claims the paper makes

Citations

Cites

Cited by

Related

Metadata

Record

About these checks