Jitter in ring oscillators

Analysis and Design of Analog Integrated Circuits

Betts, W. R. (1978) · Electronics and Power · doi:10.1049/ep.1978.0296 · Cited by 3,837

Analysis and Design of Analog Integrated Circuits

Gray, P. R., & Meyer, R. G. (1977) · Cited by 3,482

A simple model of feedback oscillator noise spectrum

Leeson, D. B. (1966) · Proceedings of the IEEE · doi:10.1109/proc.1966.4682 · Cited by 2,462

Phaselock Techniques

Gardner, F. M. (1984) · Wiley eBooks · doi:10.1002/0471732699 · Cited by 1,699

A PLL clock generator with 5 to 110 MHz of lock range for microprocessors

Young, I. A., Greason, J., & Wong, K. L. (1992) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.165341 · Cited by 418

Analysis of timing jitter in CMOS ring oscillators

Weigandt, T. C., Kim, B., & Gray, P. R. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.1994.409188 · Cited by 287

Noise in relaxation oscillators

Abidi, A. A., & Meyer, R. G. (1983) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.1983.1052034 · Cited by 228

Noise in Oscillators

Edson, W. A. (1960) · Proceedings of the IRE · doi:10.1109/jrproc.1960.287573 · Cited by 213

PLL/DLL system noise analysis for low jitter clock synthesizer design

Kim, B., Weigandt, T. C., & Gray, P. R. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.1994.409189 · Cited by 142

A 1.8-GHz monolithic LC voltage-controlled oscillator

Nguyen, N., & Meyer, R. (1992) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.121569 · Cited by 128

Trade-Offs in Oscillator Phase Noise

Hajimiri, A. (2006) · Kluwer Academic Publishers eBooks · doi:10.1007/0-306-47673-8_19 · Cited by 4

Noise in VLSI Technologies

Martin, S., Gabara, T., & Ng, K. K. (1999) · The electrical engineering handbook/Electrical engineering handbook series/Electrical engineering handbook · doi:10.1201/9781420049671.ch9 · Cited by 4

Modeling and Estimation of Phase Noise in Oscillators with Colored Noise Sources

Khanzadi, M. R. (2013) · Chalmers Publication Library (Chalmers University of Technology) · Cited by 4

A subthreshold current‐sensing ΣΔ modulator for low‐voltage and low‐power sensor interfaces

Katic, N., Kazi, I., Tajalli, A., Schmid, A., & Leblebici, Y. (2014) · International Journal of Circuit Theory and Applications · doi:10.1002/cta.2026 · Cited by 3

Clock and data recovery module in 90nm for 10Gbps serial link with −18dB channel attenuation

Bindra, H. S., Chatterjee, S., Saha, K., & Kukal, T. (2013) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2013.6572380 · Cited by 3

A Simple Method of Jitter Evaluation for Designing Phase-Locked Loops for Optical Communication Systems

Tagami, H., Kobayashi, T., Tsutsumi, K., Mizuochi, T., & MOTOSHIMA, K. (2010) · Journal of Lightwave Technology · doi:10.1109/jlt.2010.2089429 · Cited by 3

A 100+ Meter 12 Gb/s/Lane Copper Cable Link Based on Clock-Forwarding

Ali, T., Drost, R., Ho, R., & Yang, C.-K. K. (2013) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2013.2239013 · Cited by 3

Review and advances in delta-sigma DAC error estimation based on additive noise modelling

Løkken, I., Vinje, A., Hernes, B., & Sæther, T. (2009) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-009-9337-3 · Cited by 3

Comparison of phase noise models on a class of ring oscillators using low voltage swing fully differential delay cells

Leung, B. (2009) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-009-9285-y · Cited by 3

Unified P4 (power-performance-process-parasitic) fast optimization of a Nano-CMOS VCO

Ghai, D., Mohanty, S. P., & Kougianos, E. (2009) · ACM Great Lakes Symposium on VLSI (GLSVLSI) · doi:10.1145/1531542.1531612 · Cited by 3

A Nonlinear Model for Phase Noise and Jitter in LC Oscillators

Johnson, J., Jain, V., & Heydari, P. (2007) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2007.378063 · Cited by 3

Fundamental limits on energy efficiency performance of VCO-based ADCs

McNeill, J., Li, S., Gong, J., & Pham, L. (2017) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2017.8050481 · Cited by 3

Phase Noise Analysis of Separately Driven Ring Oscillators

Mishra, N., Proch, A., Acharya, L. C., Prinzie, J., Chakraborty, S., Joshi, R., Dasgupta, S., & Bulusu, A. (2022) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2022.3196820 · Cited by 3

A two-chip receiver for short haul links up to 3.5 Gb/s with PIN-preamp module and CDR-DMUX

Hauenschild, J., Friedrich, D., Hente, J., & Krug, J. (2002) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.1998.672479 · Cited by 3

Timing jitter in a 1.35-GHz single-ended ring oscillator

Zhang, C. W., & Forbes, L. (2003) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.2002.1187034 · Cited by 3

Analysis and modeling of jitter and frequency tolerance in gated oscillator based CDRs

Tajalli, A., Müller, P. F., Atarodi, M., & Leblebici, Y. (2006) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2006.1693033 · Cited by 3

Simulation of random jitter in ring oscillators with SPICE

Chen, Y., Koneru, S., Lee, E., & Geiger, R. L. (2005) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.1997.662282 · Cited by 3

Gated Vernier delay line time integrator with applications in ΔΣ time-to-digital converter

Parekh, P., Yuan, F., & Zhou, Y. (2021) · Microelectronics Journal · doi:10.1016/j.mejo.2021.105316 · Cited by 2

Further Analysis of Laser-induced IR-drop

Cruz, W., Viera, R., Dutertre, J.-M., Rigaud, J.-B., & Hubert, G. (2021) · Proceedings - Asian Test Symposium/Proceedings · doi:10.1109/ats52891.2021.00028 · Cited by 2

Current-Mode Phase-Locked Loops with Low Supply Voltage Sensitivity

DiClemente, D., & Yuan, F. (2007) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2007.378604 · Cited by 2

High-frequency low-noise amplifiers and low-jitter oscillators in SiGe:C BiCMOS technology

Winkler, W. G., Borngraeber, J., Heinemann, B., Herzel, F., & Scholz, R. (2004) · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · doi:10.1117/12.544513 · Cited by 2

Mixed-Mode Device Modeling of DGMOS RF Oscillators

Bella, M., Latreche, S., Labiod, S., & Gontrand, C. (2014) · Circuits and Systems · doi:10.4236/cs.2014.51004 · Cited by 2

Clocking Challenges in High Speed Source Synchronous Interfaces

Zlatkovic, V. (2006) · doi:10.1109/icmel.2006.1651044 · Cited by 2

Optically-Clocked Instruction Set Extensions for High Efficiency Embedded Processors

Favi, C., Kluter, T., Mester, C., & Edoardo Charbon, A. (2012) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2011.2169730 · Cited by 2

Divergent path random number generators

Mitchum, S., & Klenke, R. H. (2009) · IEEE SoutheastCon · doi:10.1109/secon.2009.5174059 · Cited by 2

CMOS ring oscillator array with braided connections

Shima, T. (2011) · IEEE International New Circuits and Systems Conference (NEWCAS) · doi:10.1109/newcas.2011.5981277 · Cited by 2

Jitter Limitations on Multi-Carrier Modulation

Schrader, J. H. R., Klumperink, E. A. M., Nauta, B., & Visschers, J. L. (2005) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2005.1466029 · Cited by 2

Implementation of a digital ΔΣ modulator and programmable prescaler divider circuit for a fractional-N PLL

Hati, M. K., & Bhattacharyya, T. K. (2016) · International Conference on Microelectronics, Computing and Communications · doi:10.1109/microcom.2016.7522494 · Cited by 2

Low jitter design for ring oscillator in Serdes

Xiao, L., Liu, W., & Lian-xing, Y. (2007) · IEEE International Conference on ASIC (ASICON) · doi:10.1109/icasic.2007.4415628 · Cited by 2

Voltage controlled oscillators tuned with bst ferroelectric capacitors

Kabir, A. (2007) · Digital Collections of Colorado (Colorado State University) · Cited by 2

Radiation Tolerant Electronics

Leroux, P. (2019) · MDPI eBooks · doi:10.3390/books978-3-03921-280-4 · Cited by 2

A comprehensive in-depth study of tri-state inverter based DCO

Terosiet, M., Zianbetov, E., Vallette, F., Louërat, M., Garda, P. F., Galayko, D., & Feruglio, S. (2020) · Microelectronics Journal · doi:10.1016/j.mejo.2020.104760 · Cited by 2

Effects of random jitter on high-speed CMOS oscillators

Chen, Y., Koneru, S., Lee, E., & Geiger, R. L. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.1998.704236 · Cited by 2

PIN-preamp module and CDR-DMUX constituting a receiver for short-haul links up to 3.5 Gb/s

Hauenschild, J., Friedrich, D., Herrle, J., & Krug, J. (1998) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.735709 · Cited by 2

Integrated reference circuits for low-power capacitive sensor interfaces

Paavola, M. (2010) · Aaltodoc (Aalto University) · Cited by 2

Simulating and modeling the effects of laser fault injection on integrated circuits

Viera, R. (2018) · doi:10.70675/07a1c205zf8d2z4340zade4zcdc82b4dff4f · Cited by 2

Precyzyjny konwerter czasowo-cyfrowy wykorzystujący metodę skracania impulsu zrealizowany w układzie FPGA

Szplet, R., & Klepacki, K. (2007) · Pomiary Automatyka Kontrola · Cited by 2

Random Walk in a Ring [Circuit Intuitions]

Sheikholeslami, A. (2018) · IEEE Solid-State Circuits Magazine · doi:10.1109/mssc.2017.2771101 · Cited by 1

Voltage controlled ring oscillator with multi-frequency shift keying technique for jitter reduction in 180 nm CMOS technology

Mishra, A., Singh, A., & Agarwal, A. (2026) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-026-02576-4 · Cited by 1

Silicon-Based Frequency References

Kashmiri, S. M., & Makinwa, K. A. A. (2013) · Springer eBooks · doi:10.1007/978-1-4614-6473-0_2 · Cited by 1

Last passage time models applied to phase noise of ring oscillators used in some PAN (personal area network) wireless standards

Leung, B. (2009) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2009.5118206 · Cited by 1

A two-stage time-to-digital converter based on cyclic pulse shrinking

Szplet, R., & Klepacki, K. (2009) · Joint Conference of the European Frequency and Time Forum and IEEE International Frequency Control Symposium (EFTF/IFCS) · doi:10.1109/freq.2009.5168374 · Cited by 1

A low jitter supply regulated charge pump PLL with self-calibration

Chen, M., Liu, Y., Li, Z., Xiao, J., & Chen, J. (2016) · Journal of Semiconductors · doi:10.1088/1674-4926/37/1/015006 · Cited by 1

A Variation Aware Jitter Estimation Methodology in ROs Considering Over/Undershoots in NTV Regime

Dani, L. M., Mishra, N., & Bulusu, A. (2021) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2021.3106796 · Cited by 1

Direct Conversion Receivers

(2006) · Kluwer Academic Publishers eBooks · doi:10.1007/0-306-47545-6_4 · Cited by 1

Limits to Jitter in Digital CMOS Gates

Jenkins, K. A. (2023) · IEEE Solid-State Circuits Letters · doi:10.1109/lssc.2023.3291314 · Cited by 1

Gated Ring Oscillator Time Amplifier with Applications in Time Integration

Yuan, F. (2023) · IEEE Interregional NEWCAS Conference (NEWCAS) · doi:10.1109/newcas57931.2023.10198074 · Cited by 1

Voltage Controlled Ring Oscillator with Phase Compensation Technique for Jitter Reduction in 180 nm CMOS Technology

Mishra, A. K., Singh, A., & Agarwal, A. (2023) · Journal of Circuits Systems and Computers · doi:10.1142/s0218126624501433 · Cited by 1

Randomness Assessments for PDL-based TRNG on FPGA

Yang, H., Park, J., & Yoo, H. (2024) · International Technical Conference on Circuits/Systems, Computers and Communications (ITC-CSCC) · doi:10.1109/itc-cscc62988.2024.10628226 · Cited by 1

A low power all-digital frequency locked loop with resource-efficient frequency detector and hysteresis lock detector

Zhao, Y., Mitsugi, J., & Min, H. (2024) · IEICE Electronics Express · doi:10.1587/elex.21.20240451 · Cited by 1

Analysis of phase noise of saturated ring oscillators

Yuan, F. (2005) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.2005.1594416 · Cited by 1

A 0.5-bit step multi-resolution adjustable-input range reconfigurable noise-shaping TDC using multi-step quantizer gated-ring oscillators

Mekky, R. H., & El-Gamal, M. N. (2018) · Analog Integrated Circuits and Signal Processing · doi:10.1007/s10470-018-1126-4 · Cited by 1

Timing Jitter in Symmetric Load Ring Oscillators and the Estimation of Aperture Uncertainty in A-D Converters

Venkatesh, S. B. (2002) · Cited by 1

Frequency Synthesizer: Phase/Frequency Processing Components

Leung, B. (2011) · Springer eBooks · doi:10.1007/978-1-4614-0986-1_7 · Cited by 1

Simulations of GaAs voltage controlled differential ring oscillators

Čeperić, V., & Barić, A. (2004) · IEEE EUROCON - International Conference on Computer as a Tool (EUROCON) · doi:10.1109/eurcon.2003.1247999 · Cited by 1

An investigation of timing jitter in bipolar ECL ring oscillators

Wang, X. Y., Zhang, C. W., & Forbes, L. (2003) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.2002.1187115 · Cited by 1

Phase Synthesis Using Coupled Phase-Locked Loops

Iyer, S. P. A. (2023) · ScholarWorks@UMassAmherst (University of Massachusetts Amherst) · doi:10.7275/608840 · Cited by 1

Properties of variations in the periods of ring neural oscillators with noise

Horikawa, Y., & Kitajima, H. (2009) · Neurocomputing · doi:10.1016/j.neucom.2009.05.011 · Cited by 1

Hot carrier effects on CMOS phase-locked loop frequency synthesizers

Liu, Y., & Srivastava, A. (2010) · International Symposium on Quality Electronic Design (ISQED) · doi:10.1109/isqed.2010.5450392 · Cited by 1

Synchronization in a chaotic neural network

Kyprianidis, I. M., & Stouboulos, I. N. (2003) · IEEE International Conference on Digital Signal Processing (DSP) · doi:10.1109/icdsp.2002.1028272 · Cited by 1

Simulation of timing jitter in ring oscillators

Zhang, C. W., & Forbes, L. (2004) · Biennial University/Government/Industry Microelectronics Symposium · doi:10.1109/ugim.2003.1225765 · Cited by 1

A Study on CMOS Time Uncertainty with Technology Scaling

Figueiredo, M., & Aguiar, R. L. (2009) · Lecture notes in computer science · doi:10.1007/978-3-540-95948-9_15 · Cited by 1

Low Noise Oscillator in ADPLL toward Direct-to-RF All-digital Polar Transmitter

Chen, J. (2012) · KTH Publication Database DiVA (KTH Royal Institute of Technology) · Cited by 1

Comparisons of phase noise models of CMOS ring oscillators

Leung, B. (2008) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.2008.4616757 · Cited by 1

SA19.4: A Two-Chip Receiver for Short Haul Links up to 3.5Gbls with PIN-Preamp Module and GDR-DMUX

Hauenschild, J., Friedrich, D., Herrle, J., & Krug, J. (1998) · Cited by 1

Voltage‐Controlled Oscillator

Rhee, W., & Yu, Z. (2023) · doi:10.1002/9781119909071.ch7 · Cited by 1

Conclusions and Future Directions

Mehrotra, A. P., & Sangiovanni-Vincentelli, A. L. (2004) · Springer eBooks · doi:10.1007/978-1-4757-6007-1_8 · Cited by 1

A low-power, multichannel gated oscillator-based CDR for short-haul applications

Tajalli, A., Muller, P., Atarodi, M., & Lebiebici, Y. (2005) · International Symposium on Low Power Electronics and Design (ISLPED) · doi:10.1109/lpe.2005.195496 · Cited by 1

CMOS circuits for high speed serial data communication

Xi, X. (1997) · doi:10.31274/rtd-180813-8034

Estimation of Jitter Effects in Oscillators and Frequency Synthesizers Due to Prototypical Perturbation Sources

Janczak, T. K. (2005) · UA Campus Repository (The University of Arizona)

A New Model for Timing Jitter Caused by Device Noise in Current-Mode Logic Frequency Dividers

Aleksic, M., Nedovic, N. M., Current, K. W., & Oklobdzija, V. G. (2005) · Lecture notes in computer science · doi:10.1007/11556930_74

Analysis of clock buffer phase noise

Xu, C., Barber, F., Laker, K. R., & der Spiegel, J. V. (2003) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2002.1010789

BER Estimation for Non-linear Clock and Data Recovery Circuit

Hong, D., & Cheng, K.-T. T. (2009) · Lecture notes in electrical engineering · doi:10.1007/978-90-481-3443-4_4

A low phase noise ring oscillator phase-locked loop for wireless applications

Weltin-Wu, C. (2005) · DSpace@MIT (Massachusetts Institute of Technology)

Variability-aware low-power techniques for nanoscale mixed-signal circuits.

Ghai, D. (2009) · doi:10.12794/metadc9850

Phase Noise and Jitter

Meninger, S. (2009) · Integrated circuits and systems · doi:10.1007/978-1-4419-0261-0_5

Mosfet lf noise under large signal excitation

van der Wel, A. P., & van der (2005)

Design techniques for INL and jitter prediction of a 3.3V 16b 65MSps pipeline ADC core

Zanchi, A., & Tsay, F. (2005) · International Symposium on VLSI Design, Automation and Test · doi:10.1109/vdat.2005.1500081

JITTER ANALYSIS AND PREDICTION FOR PHASE LOCKED LOOPS UTILIZING FERROELECTRIC CAPACITORS

Pauls, G., & Kalkur, T. S. (2007) · Integrated ferroelectrics · doi:10.1080/10584580701755468

A millimeter wave quad-phase ring oscillator using 0.13 µm SiGe BiCMOS HBT technology

Ali, U., & Thiede, A. (2013) · International Semiconductor Conference Dresden-Grenoble (ISCDG) · doi:10.1109/iscdg.2013.6656297

Period Jitter of Frequency-Locked Loops

Joshi, A. (2014) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2014.2338892

Electromagnetic susceptibility analysis of phase noise in VCOs

Hwang, J., & Kim, S. (2014) · IEEE International Symposium on Consumer Electronics (ISCE) · doi:10.1109/isce.2014.6884447

Generation of accurate on-chip time-constants using a monolithic CMOS PLL with hybrid analog and digital control

McLaren, A., & Martin, K. (2002) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2000.857413

Jitter analysis of electrical samplers based on a propagation line

Gorisse, B., Aabbaoui, H. E., Rolland, N., & Rolland, P. A. (2007) · European Radar Conference (EuRAD) · doi:10.1109/eurad.2007.4405019

A low drift programmable video clock synthesiser

Lahuec, C., Horan, J., & Duigan, J. (2003) · IEEE Mediterranean Electrotechnical Conference (MELECON) · doi:10.1109/melecon.2002.1014543

A 32GHz delay locked loop with a full rate sub-psec phase detector in 40nm CMOS

Aryanfar, F., Ho, E., Shi, X., Desai, K., & Werner, C. W. (2012) · IEEE MTT-S International Microwave Symposium digest · doi:10.1109/mwsym.2012.6257763

A signal-conditioning chip for accelerometer applications

Lee, W. F. (2006) · doi:10.32657/10356/4587

A Framework for Noise Analysis and Verification of Analog Circuits

Narayanan, R. (2012) · Spectrum Research Repository (Concordia University)

A low-power, multichannel gated oscillator-based CDR for short-haul applications

Tajalli, A., Müller, P. F., Atarodi, M., & Leblebici, Y. (2005) · International Symposium on Low Power Electronics and Design (ISLPED) · doi:10.1145/1077603.1077631

A reference-free on-chip timing jitter measurement circuit using self-referenced clock and a cascaded time difference amplifier in 65nm CMOS

Niitsu, K., Sakurai, M., Harigai, N., Hirabayashi, D., YAMAGUCHI, T. J., & Kobayashi, H. (2012) · Asia and South Pacific Design Automation Conference (ASP-DAC) · doi:10.1109/aspdac.2012.6165014

Timing Jitter and Power Spectral Density of Random Walk Noise in VCO

Mei, S. (2008) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2008.2000362

Design and Optimization of Multipath

Hafez, A. A., & Yang, C.-K. K. (2011)

Timing Jitter

Säckinger, E. (2017) · doi:10.1002/9781119264422.app3

Novel RF Analysis and Design Techniques

Homayoun, A. (2013) · eScholarship (California Digital Library)

Stability of Asynchronous Networked Control Systems with Probabilistic ClocksPreprint

Lamperski, A. (2014) · arXiv (Cornell University) · doi:10.48550/arxiv.1410.0650

Widely Adjustable Ring Oscillator Based ΣΔ ADC

Tajalli, A., & Leblebici, Y. (2010) · Springer eBooks · doi:10.1007/978-1-4419-6478-6_9

Portable design of ADPLL for TV applications

Altabban, W. (2009) · OpenGrey (Institut de l'Information Scientifique et Technique)

Electromagnetic Susceptibility Analysis of Phase Noise in VCOs

Hwang, J., & Kim, S. (2015) · The Journal of Korean Institute of Electromagnetic Engineering and Science · doi:10.5515/kjkiees.2015.26.5.492

Clock and Data Recovery Circuits

Savoj, J. (2018) · CRC Press eBooks · doi:10.1201/9781315218762-22

Frequency Stability in Distributed Latch Travelling Wave Oscillators

Lipa, S. (2006) · NCSU Libraries Repository (North Carolina State University Libraries)

Analysis of jitter in ring oscillators

McNeill, J., & Ricketts, D. S. (2009) · Springer eBooks · doi:10.1007/978-0-387-76528-0_6 · Cited by 3

Jitter and phase noise in ring oscillators

Hajimiri, A., Limotyrakis, S., & Lee, T. H. (1999) · IEEE Journal of Solid-State Circuits · doi:10.1109/4.766813 · Cited by 1,071

Jitter analysis of ring oscillator in a PLL

Cheng, J., Milor, L. S., Ho, S.-F., & Huang, H. (2006) · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · doi:10.1109/mwscas.2003.1562257 · Cited by 1

Jitter performance in high speed oscillators

Chen, Y. (1998) · Iowa State University Digital Repository (Iowa State University)

Prediction of phase noise and jitter in ring oscillators

Barton, N. (2002)