Cited by 14Advanced Neural Network ApplicationsAdvanced Memory and Neural ComputingLow-power high-performance VLSI design

RaScaNet: Learning Tiny Models by Raster-Scanning Images

Yoo, Jaehyoung, Lee, Dongwook, Son, Changyong, Jung, Sangil, Yoo, ByungIn, Choi, Changkyu, Han, Jae-Joon, Han, Bohyung·2021·2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR)

Abstract

Deploying deep convolutional neural networks on ultra-low power systems is challenging due to the extremely limited resources. Especially, the memory becomes a bottleneck as the systems put a hard limit on the size of on-chip memory. Because peak memory explosion in the lower layers is critical even in tiny models, the size of an input image should be reduced with sacrifice in accuracy. To overcome this drawback, we propose a novel Raster-Scanning Network, named RaScaNet, inspired by raster-scanning in image sensors. RaScaNet reads only a few rows of pixels at a time using a convolutional neural network and then sequentially learns the representation of the whole image using a recurrent neural network. The proposed method operates on an ultra-low power system without input size reduction; it requires 15.9–24.3× smaller peak memory and 5.3–12.9× smaller weight memory than the state-of-the-art tiny models. Moreover, RaScaNet fully exploits on-chip SRAM and cache memory of the system as the sum of the peak memory and the weight memory does not exceed 60 KB, improving the power efficiency of the system. In our experiments, we demonstrate the binary classification performance of RaScaNet on Visual Wake Words and Pascal VOC datasets.

Integrity signals

Registry

Crossref · 10.1109/cvpr46437.2021.01346

Cites

38 of 38 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Yoo et al. (2021) show that peak memory explosion can be minimized in embedded systems by using RaScaNet for image processing applications for the TinyML ecosystem.

    “A study shows that peak memory explosion can be minimized in embedded systems by using the Raster-Scanning-Network (RaS-caNet) for image processing applications for the TinyML ecosystem (Yoo et al., 2021).”

    From A review on TinyML: State-of-the-art and prospects (2022) · cites this paper as Yoo et al., 2021

  • RaScaNet needs 15.9-24.3x lesser peak memory and 5.3-12.9x less weight memory than existing tiny models.

    “The study shows that the network needs 15.9-24.3xlesser peak memory.”

    From A review on TinyML: State-of-the-art and prospects (2022) · cites this paper as Yoo et al., 2021

  • RaScaNet captures on-chip SRAM and needs a maximum of 60 KB of capacity.

    “The on-chip SRAM is captured by this network that needs a maximum of 60 KB of capacity.”

    From A review on TinyML: State-of-the-art and prospects (2022) · cites this paper as Yoo et al., 2021

Cites

Flagged first, then by citations

2 of the 40 references couldn’t be matched to a known paper.

Cited by

Sorted by citations

Authors
Yoo, J., Lee, D., Son, C., Jung, S., Yoo, B., Choi, C., Han, J.-J., & Han, B.
Affiliations
  • Seoul National University (KR)
  • Samsung (South Korea) (KR)
Venue
2021 IEEE/CVF Conference on Computer Vision and Pattern Recognition (CVPR)
Publisher
IEEE
Published
2021-06
Pages
13668-13677
ISSN
1063-6919 (ISSN-L)
OpenAlex
W3181580200
Cited by
14
References
40
Citations by year
2025: 1 · 2024: 4 · 2023: 5 · 2022: 3 · 2021: 1
FWCI
1.06
Type
conference paper
Language
en
Open access
closed
Locations
IEEE Computer Society Conference on Computer Vision and Pattern Recognition/Proceedings - IEEE Computer Society Conference on Computer Vision and Pattern Recognition/Proceedings (publishedVersion)
Topics
  • Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
Keywords
ultra-low-power systems, memory bottleneck, recurrent neural networks, convolutional neural networks, on-chip SRAM, cache memory, image classification, Pascal VOC

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review