The DOI matches its Crossref record; 7 of the 7 references it cites were found in a registry or an index.
Modeling the effect of technology trends on the soft error rate of combinational logic
Abstract
This paper examines the effect of technology scaling and microarchitectural trends on the rate of soft errors in CMOS memory and logic circuits. We describe and validate an end-to-end model that enables us to compute the soft error rates (SER) for existing and future microprocessor-style designs. The model captures the effects of two important masking phenomena, electrical masking and latching-window masking, which inhibit soft errors in combinational logic. We quantify the SER due to high-energy neutrons in SRAM cells, latches, and logic circuits for feature sizes from 600 nm to 50 nm and clock periods from 16 to 6 fan-out-of-4 inverter delays. Our model predicts that the SER per chip of logic circuits will increase nine orders of magnitude from 1992 to 2011 and at that point will be comparable to the SER per chip of unprotected memory elements. Our result emphasizes that computer system designers must address the risks of soft errors in logic circuits for future designs.
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
Cites
Ho, R., Mai, K. W., & Horowitz, M. A. (2001) · Proceedings of the IEEE · doi:10.1109/5.920580 · Cited by 1,438
DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design
Austin, T. M. (1999) · Cited by 658
The microarchitecture of the Pentium 4 processor
Hinton, G. (2001) · Medical Entomology and Zoology · Cited by 587
DIVA: a reliable substrate for deep submicron microarchitecture design
Austin, T. M. (2003) · MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture · doi:10.1109/micro.1999.809458 · Cited by 380
Terrestrial cosmic ray intensities
Ziegler, J. F. (1998) · IBM Journal of Research and Development · doi:10.1147/rd.421.0117 · Cited by 247
Comparison of error rates in combinational and sequential logic
Buchner, S., Baze, M., Brown, D., McMorrow, D., & Melinger, J. (1997) · IEEE Transactions on Nuclear Science · doi:10.1109/23.659037 · Cited by 244
Timing Models for MOS Circuits
Horowitz, M. (1983) · Cited by 198
Cited by
Opinion mining and sentiment analysis
Pang, B., & Lee, L. (2008) · Foundations and Trends® in Information Retrieval · doi:10.1561/1500000011 · Cited by 6,372
Radiation-induced soft errors in advanced semiconductor technologies
Baumann, R. C. (2005) · IEEE Transactions on Device and Materials Reliability · doi:10.1109/tdmr.2005.853449 · Cited by 1,549
Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives
Marculescu, R., Ogras, U. Y., Peh, L.-S., Jerger, N. E., & Hoskote, Y. (2009) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2008.2010691 · Cited by 683
Mukherjee, S. S., Weaver, C., Emer, J., Reinhardt, S. K., & Austin, T. (2004) · 22nd Digital Avionics Systems Conference. Proceedings (Cat. No.03CH37449) · doi:10.1109/micro.2003.1253181 · Cited by 656
Zyzzyva: speculative byzantine fault tolerance
Kotla, R., Alvisi, L., Dahlin, M., Clement, A., & Wong, E. (2007) · Proceedings of twenty-first ACM SIGOPS symposium on Operating systems principles · doi:10.1145/1294261.1294267 · Cited by 638
Self-citation
Metadata
- Authors
- Shivakumar, P., Kistler, M., Keckler, S. W., Burger, D., & Alvisi, L.
- Venue
- Proceedings International Conference on Dependable Systems and Networks
- Publisher
- IEEE Comput. Soc
- Published
- 2003-06-25
- Pages
- 389-398
- OpenAlex
- W2169213530
- Cited by
- 1,449
- References
- 7
- FWCI
- 113.06
- Type
- conference paper
- Language
- en
- Open access
- closed
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
How to cite
Cite CoChat for the checks on this page, and the paper for its own findings.
- This page
- CoChat. (2026). Citation check: Modeling the effect of technology trends on the soft error rate of combinational logic. https://app.cochat.ai/papers/10.1109/dsn.2002.1028924
- The paper
- Shivakumar, P., Kistler, M., Keckler, S. W., Burger, D., & Alvisi, L. (2003). Modeling the effect of technology trends on the soft error rate of combinational logic. Proceedings International Conference on Dependable Systems and Networks. https://doi.org/10.1109/dsn.2002.1028924
Data sources
Bibliographic data: Semantic Scholar, OpenAlex, Crossref.
Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).
Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.
