A digital IC Random Number Generator with logic gates only
Abstract
Random Number Generators with logic gates only are popular among digital IC designers in terms of their speed compatibility and uncomplicated integration to digital platforms. To the best of our knowledge, this paper presents the first ASIC implementation of a Random Number Generator based on Fibonacci and Galois ring oscillators. Prototypes have been designed and fabricated by using HHNEC's 0.25µm eFlash process with a supply voltage of 2.5V. Fibonacci and Galois ring oscillators are implemented in combined configuration. A combined configuration, which consists of a Fibonacci ring oscillator with 16 inverters and a Galois ring oscillator with 32 inverters, occupies 0.0048mm2and dissipates 2.5mW of power which is quite small compared to other well-known random number generators based on digital circuitry. IC design level experiences, measurements, analysis of measurements and statistical test results are also demonstrated. Furthermore, we propose to use several of these oscillators in an xored configuration, in order to speed up and improve the quality of the generated bit stream. We could achieve fulfilled test results from NIST 800-22 test suit after Von Neumann corrector for 7 xored Fibonacci and Galois ring oscillators with a sampling frequency of 125MHz and 31.25Mbps throughput. In addition, increasing the number of xored Fibonacci and Galois ring oscillators from 7 to 8 also fulfills the tests of NIST 800-22 at the same sampling frequency however, without any further post processing. Thus, 125Mbps of throughput, which is the highest data rate to date with fulfilled test results, could be obtained.
Integrity signals
Registry
Cites
Statistics
Claims the paper makes
Cites
Bassham, L. E., Rukhin, A. L., Soto, J., Nechvatal, J. R., Smid, M. E., Barker, E. B., Leigh, S. D., Levenson, M., Vangel, M., Banks, D. L., et al. (2010) · NIST Special Publication 800-22 Revision 1a · doi:10.6028/nist.sp.800-22r1a · Cited by 3,617 · see citing works
A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks
Sunar, B., Martin, W. J., & Stinson, D. R. (2007) · IEEE Transactions on Computers · doi:10.1109/tc.2007.250627 · Cited by 673 · see citing works
A noise-based IC random number generator for applications in cryptography
Petrie, C. S., & Connelly, J. A. (2000) · IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications · doi:10.1109/81.847868 · Cited by 487 · see citing works
Bucci, M., Germani, L., Luzzi, R., Trifiletti, A., & Varanonuovo, M. (2003) · IEEE Transactions on Computers · doi:10.1109/tc.2003.1190581 · Cited by 403 · see citing works
A Provably Secure True Random Number Generator with Built-In Tolerance to Active AttacksPreprint
Sunar, B., Martin, W. J., & Stinson, D. R. (2007) · doi:10.1109/tc.2007.4 · Cited by 398 · see citing works
Chaos-based random number generators-part I: analysis [cryptography]
Stojanovski, T., & Kocarev, L. (2001) · IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications · doi:10.1109/81.915385 · Cited by 371 · see citing works
True Random Bit Generation From a Double-Scroll Attractor
Yalcin, M. E., Suykens, J. A. K., & Vandewalle, J. P. L. (2004) · IEEE Transactions on Circuits and Systems I Fundamental Theory and Applications · doi:10.1109/tcsi.2004.830683 · Cited by 282 · see citing works
Callegari, S., Rovatti, R., & Setti, G. (2005) · IEEE Transactions on Signal Processing · doi:10.1109/tsp.2004.839924 · Cited by 243 · see citing works
New Methods for Digital Generation and Postprocessing of Random Data
Golic, J. D. J. (2006) · IEEE Transactions on Computers · doi:10.1109/tc.2006.164 · Cited by 188 · see citing works
High-Speed True Random Number Generation with Logic Gates Only
Dichtl, M., & Golić, J. D. (2007) · Lecture Notes in Computer Science · doi:10.1007/978-3-540-74735-2_4 · Cited by 182 · see citing works
Callegari, S., Rovatti, R., & Setti, G. (2005) · PORTO Publications Open Repository TOrino (Politecnico di Torino) · doi:10.1109/tsp.2004.839924(410 · Cited by 180 · see citing works
FPGA Vendor Agnostic True Random Number Generator
Schellekens, D., Preneel, B., & Verbauwhede, I. M. R. (2006) · International Conference on Field Programmable Logic and Applications (FPL) · doi:10.1109/fpl.2006.311206 · Cited by 141 · see citing works
Fast Digital TRNG Based on Metastable Ring Oscillator
Vasyltsov, I., Hambardzumyan, E., Kim, Y.-S., & Karpinskyy, B. (2008) · Lecture notes in computer science · doi:10.1007/978-3-540-85053-3_11 · Cited by 121 · see citing works
A Design of Reliable True Random Number Generator for Cryptographic Applications
Bagini, V., & Bucci, M. (1999) · Lecture Notes in Computer Science · doi:10.1007/3-540-48059-5_18 · Cited by 101 · see citing works
Truly random number generators based on non‐autonomous continuous‐time chaos
Ergün, S., & Özoğuz, S. (2008) · International Journal of Circuit Theory and Applications · doi:10.1002/cta.520 · Cited by 61 · see citing works
Making, Breaking Codes: Introduction to Cryptology
Garrett, P. (2001) · Cited by 55 · see citing works
A high speed, fully digital IC random number generator
Güler, Ü., & Ergün, S. (2011) · AEU - International Journal of Electronics and Communications · doi:10.1016/j.aeue.2011.06.001 · Cited by 36 · see citing works
On-the-Fly Evaluation of FPGA-Based True Random Number Generator
Santoro, R., Sentieys, O., & Roy, S. (2009) · IEEE Computer Society Annual Symposium on VLSI · doi:10.1109/isvlsi.2009.33 · Cited by 29 · see citing works
Flagged first, then by citations
Cited by
Sorted by citations
True Random Number Generators Using Electrical Noise
Gong, L., Zhang, J., Liu, H., Sang, L., & Wang, Y. (2019) · IEEE Access · doi:10.1109/access.2019.2939027 · Cited by 77 · see citing works
“designed the first ASIC implementation of TRNG combining FIROwithGAROand this design provided a throughput of 125Mbps [57].”
Method
- Authors
- Guler, U., Ergun, S., & Dundar, G.
- Venue
- 2010 17th IEEE International Conference on Electronics, Circuits and Systems
- Publisher
- IEEE
- Published
- 2010-12
- Pages
- 239-242
- OpenAlex
- W1986590348
- Cited by
- 34
- References
- 18
- Citations by year
- 2025: 1 · 2024: 2 · 2021: 2 · 2020: 8 · 2019: 8 · 2018: 5 · 2017: 2 · 2015: 3 · 2013: 2 · 2012: 1
- FWCI
- 0.58
- Type
- conference paper
- Language
- en
- Open access
- closed
- Locations
- IEEE International Conference on Electronics, Circuits and Systems (ICECS) (publishedVersion)
- Topics
- Physical Sciences › Computer Science › Hardware and Architecture › Physical Unclonable Functions (PUFs) and Hardware Security
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advancements in PLL and VCO Technologies
- Keywords
- random number generators, ASIC implementation, NIST SP 800-22 statistical tests, low-power electronics
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
