Cited by 337Advanced Memory and Neural ComputingLow-power high-performance VLSI designAdvanced Neural Network Applications

The DOI matches its Crossref record; 5 of the 7 references it cites were found in a registry or an index.

Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications

Open access

Biswas, Avishek, Chandrakasan, Anantha P.·2018·2018 IEEE International Solid - State Circuits Conference - (ISSCC)

DOI 10.1109/isscc.2018.8310397

Open this paper in CoChat — free account

Abstract

Convolutional neural networks (CNN) provide state-of-the-art results in a wide variety of machine learning (ML) applications, ranging from image classification to speech recognition. However, they are very computationally intensive and require huge amounts of storage. Recent work strived towards reducing the size of the CNNs: [1] proposes a binary-weight-network (BWN), where the filter weights (wi's) are ±1 (with a common scaling factor per filter: α). This leads to a significant reduction in the amount of storage required for the Wi's, making it possible to store them entirely on-chip. However, in a conventional all-digital implementation [2, 3], reading the wjis and the partial sums from the embedded SRAMs require a lot of data movement per computation, which is energy-hungry. To reduce data-movement, and associated energy, we present an SRAM-embedded convolution architecture (Fig. 31.1.1), which does not require reading the wi's explicitly from the memory. Prior work on embedded ML classifiers have focused on 1b outputs [4] or a small number of output classes [5], both of which are not sufficient for CNNs. This work uses 7b inputs/outputs, which is sufficient to maintain good accuracy for most of the popular CNNs [1]. The convolution operation is implemented as voltage averaging (Fig. 31.1.1), since the wj's are binary, while the averaging factor (1/N) implements the weight-coefficient α (with a new scaling factor, M, implemented off-chip).

Integrity signals

Registry

Crossref · 10.1109/isscc.2018.8310397

Cites

5 of 5 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks
Rastegari, M., Ordonez, V., Redmon, J., & Farhadi, A. (2016) · Lecture Notes in Computer Science · doi:10.1007/978-3-319-46493-0_32 · Cited by 4,408
A 0.3–2.6 TOPS/W precision-scalable processor for real-time large-scale ConvNets
Moons, B., & Verhelst, M. (2016) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2016.7573525 · Cited by 166
A machine-learning classifier implemented in a standard 6T SRAM array
Zhang, J., Wang, Z., & Verma, N. (2016) · IEEE Symposium on VLSI Circuits (VLSI-Circuits) · doi:10.1109/vlsic.2016.7573556 · Cited by 145
14.6 A 1.42TOPS/W deep convolutional neural network recognition processor for intelligent IoE systems
Sim, J., Park, J., Kim, M., Bae, D., Choi, Y., & Kim, L. (2016) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2016.7418008 · Cited by 142
A 481pJ/decision 3.4M decision/s Multifunctional Deep In-memory Inference Processor using Standard 6T SRAM ArrayPreprint
Kang, M., Gonugondla, S. K., Patil, A. D., et al. (2016) · arXiv (Cornell University) · doi:10.48550/arxiv.1610.07501 · Cited by 22

Show all 7 references

Sorted by citations

Towards spike-based machine intelligence with neuromorphic computing
Roy, K., Jaiswal, A., & Panda, P. (2019) · Nature · doi:10.1038/s41586-019-1677-2 · Cited by 2,383
Neuro-inspired computing chips
Zhang, W., Gao, B., Tang, J., Yao, P., Yu, S., Chang, M.-F., Yoo, H.-J., Qian, H., & Wu, H. (2020) · Nature Electronics · doi:10.1038/s41928-020-0435-7 · Cited by 892
CONV-SRAM: An Energy-Efficient SRAM With In-Memory Dot-Product Computation for Low-Power Convolutional Neural Networks
Biswas, A., & Chandrakasan, A. P. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2018.2880918 · Cited by 414
Self-citation
Linear programmable nanophotonic processors
Harris, N. C., Carolan, J., Bunandar, D., Prabhu, M., Hochberg, M., Baehr-Jones, T. W., Fanto, M. L., Smith, A. M., Tison, C. C., Alsing, P. M., et al. (2018) · Optica · doi:10.1364/optica.5.001623 · Cited by 417
Compute-in-Memory Chips for Deep Learning: Recent Trends and Prospects
Yu, S., Jiang, H., Huang, S., Peng, X., & Lu, A. (2021) · IEEE Circuits and Systems Magazine · doi:10.1109/mcas.2021.3092533 · Cited by 414
16.4 An 89TOPS/W and 16.3TOPS/mm2 All-Digital SRAM-Based Full-Precision Compute-In Memory Macro in 22nm for Machine-Learning Edge Applications
Chih, Y.-D., Lee, P.-H., Fujiwara, H., Shih, Y.-C., Lee, C.-F., Naous, R., Chen, Y.-L., Lo, C.-P., Lu, C.-H., Mori, H., et al. (2021) · 2021 IEEE International Solid- State Circuits Conference (ISSCC) · doi:10.1109/isscc42613.2021.9365766 · Cited by 384
A 64-Tile 2.4-Mb In-Memory-Computing CNN Accelerator Employing Charge-Domain Compute
Valavi, H., Ramadge, P. J., Nestler, E., & Verma, N. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2899730 · Cited by 328
Challenges and Trends of SRAM-Based Computing-In-Memory for AI Edge Devices
Jhang, C.-J., Xue, C.-X., Hung, J.-M., Chang, F.-C., & Chang, M. (2021) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2021.3064189 · Cited by 296
15.3 A 351TOPS/W and 372.4GOPS Compute-in-Memory SRAM Macro in 7nm FinFET CMOS for Machine-Learning Applications
Dong, Q., Sinangil, M. E., Erbagci, B., Sun, D., Khwa, W.-S., Liao, H.-J., Wang, Y., & Chang, J. (2020) · 2020 IEEE International Solid- State Circuits Conference - (ISSCC) · doi:10.1109/isscc19947.2020.9062985 · Cited by 346
24.5 A Twin-8T SRAM Computation-In-Memory Macro for Multiple-Bit CNN-Based Machine Learning
Si, X., Chen, J., Tu, Y.-N., Huang, W.-H., Wang, J., Chiu, Y.-C., Wei, W.-C., Wu, S.-Y., Sun, X., Liu, R., et al. (2019) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2019.8662392 · Cited by 255
An analog-AI chip for energy-efficient speech recognition and transcription
Ambrogio, S., Narayanan, P., Okazaki, A., Fasoli, A., Mackin, C., Hosokawa, K., Nomura, A., Yasuda, T., Chen, A., Friz, A., et al. (2023) · Nature · doi:10.1038/s41586-023-06337-5 · Cited by 269
“However, several NVM compute-in-memory studies have focused on the macro-level 32,34,39,40,41 , without accounting for data transport, control or chip infrastructure (such as clocking) costs.”
BackgroundMethod
15.5 A 28nm 64Kb 6T SRAM Computing-in-Memory Macro with 8b MAC Operation for AI Edge Chips
Si, X., Tu, Y.-N., Huang, W.-H., Su, J.-W., Lu, P.-J., Wang, J., Liu, T.-W., Wu, S.-Y., Liu, R., Chou, Y.-C., et al. (2020) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc19947.2020.9062995 · Cited by 243
A Twin-8T SRAM Computation-in-Memory Unit-Macro for Multibit CNN-Based AI Edge Processors
Si, X., Chen, J., Tu, Y.-N., Huang, W.-H., Wang, J., Chiu, Y.-C., Wei, W.-C., Wu, S.-Y., Sun, X., Liu, R., et al. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2952773 · Cited by 235
An Always-On 3.8 $\mu$ J/86% CIFAR-10 Mixed-Signal Binary CNN Processor With All Memory on Chip in 28-nm CMOS
Bankman, D. J., Yang, L., Moons, B., Verhelst, M., & Murmann, B. (2018) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2018.2869150 · Cited by 202
8T SRAM Cell as a Multibit Dot-Product Engine for Beyond Von Neumann Computing
Jaiswal, A., Chakraborty, I., Agrawal, A., & Roy, K. (2019) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2019.2929245 · Cited by 195
15.2 A 28nm 64Kb Inference-Training Two-Way Transpose Multibit 6T SRAM Compute-in-Memory Macro for AI Edge Chips
Su, J.-W., Si, X., Chou, Y.-C., Chang, T.-W., Huang, W.-H., Tu, Y.-N., Liu, R., Lu, P.-J., Liu, T.-W., Wang, J.-H., et al. (2020) · 2020 IEEE International Solid- State Circuits Conference - (ISSCC) · doi:10.1109/isscc19947.2020.9062949 · Cited by 189
A 7-nm Compute-in-Memory SRAM Macro Supporting Multi-Bit Input, Weight and Output and Achieving 351 TOPS/W and 372.4 GOPS
Sinangil, M. E., Erbagci, B., Naous, R., Akarvardar, K., Sun, D., Khwa, W.-S., Liao, H.-J., Wang, Y., & Chang, J. T.-Y. (2020) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2020.3031290 · Cited by 188
A CMOS-integrated compute-in-memory macro based on resistive random-access memory for AI edge devices
Xue, C.-X., Chiu, Y.-C., Liu, T.-W., Huang, T.-Y., Liu, J.-S., Chang, T.-W., Kao, H.-Y., Wang, J.-H., Wei, S.-Y., Lee, C.-Y., et al. (2020) · Nature Electronics · doi:10.1038/s41928-020-00505-5 · Cited by 181
16.3 A 28nm 384kb 6T-SRAM Computation-in-Memory Macro with 8b Precision for AI Edge Chips
Su, J.-W., Chou, Y.-C., Liu, R., Liu, T.-W., Lu, P.-J., Wu, P.-C., Chung, Y.-L., Hung, L.-Y., Ren, J.-S., Pan, T., et al. (2021) · 2021 IEEE International Solid-State Circuits Conference (ISSCC) · doi:10.1109/isscc42613.2021.9365984 · Cited by 207
Prospects and applications of photonic neural networks
Huang, C., Sorger, V. J., Miscuglio, M., Al-Qadasi, M., Mukherjee, A., Lampe, L., Nichols, M., Tait, A. N., de Lima, T. F., Márquez, B. A., et al. (2021) · Advances in Physics X · doi:10.1080/23746149.2021.1981155 · Cited by 194
A survey of swarm and evolutionary computing approaches for deep learning
Darwish, A., Hassanien, A. E., & Das, S. (2020) · Artificial Intelligence Review · doi:10.1007/s10462-019-09719-2 · Cited by 200
PULP-NN: accelerating quantized neural networks on parallel ultra-low-power RISC-V processors
Garofalo, A., Rusci, M., Conti, F., Rossi, D., & Benini, L. (2019) · Philosophical Transactions of the Royal Society A Mathematical Physical and Engineering Sciences · doi:10.1098/rsta.2019.0155 · Cited by 192
High-Throughput In-Memory Computing for Binary Deep Neural Networks With Monolithically Integrated RRAM and 90-nm CMOS
Yin, S., Sun, X., Yu, S., & Seo, J.-S. (2020) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2020.3015178 · Cited by 171
“On the other hand, while 6T SRAMs use aggressive push rules, in-memory computing SRAMs 17– 20 require additional transistors beyond 6T.”
BackgroundMethod
24.4 Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation
Yang, J., Kong, Y., Wang, Z., Liu, Y., Wang, B., Yin, S., & Shi, L. (2019) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2019.8662435 · Cited by 162
A Dual-Split 6T SRAM-Based Computing-in-Memory Unit-Macro With Fully Parallel Product-Sum Operation for Binarized DNN Edge Processors
Si, X., Chang, M., Khwa, W.-S., Chen, J., Li, J., Sun, X., Liu, R., Yu, S., Yamauchi, H., & Li, Q. (2019) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2019.2928043 · Cited by 161
A Local Computing Cell and 6T SRAM-Based Computing-in-Memory Macro With 8-b MAC Operation for Edge AI Chips
Si, X., Tu, Y.-N., Huang, W.-H., Su, J.-W., Lu, P.-J., Wang, J., Liu, T.-W., Wu, S.-Y., Liu, R., Chou, Y.-C., et al. (2021) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2021.3073254 · Cited by 159
A Charge Domain SRAM Compute-in-Memory Macro With C-2C Ladder-Based 8-Bit MAC Unit in 22-nm FinFET Process for Edge Inference
Wang, H., Liu, R., Dorrance, R., Dasalukunte, D., Lake, D., & Carlton, B. R. (2023) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2022.3232601 · Cited by 164
A 28nm 1Mb Time-Domain Computing-in-Memory 6T-SRAM Macro with a 6.6ns Latency, 1241GOPS and 37.01TOPS/W for 8b-MAC Operations for Edge-AI Devices
Wu, P.-C., Su, J.-W., Chung, Y.-L., et al. (2022) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc42614.2022.9731681 · Cited by 149
14.3 A 65nm Computing-in-Memory-Based CNN Processor with 2.9-to-35.8TOPS/W System Energy Efficiency Using Dynamic-Sparsity Performance-Scaling Architecture and Energy-Efficient Inter/Intra-Macro Data Reuse
Yue, J., Yuan, Z., Feng, X., He, Y., Zhang, Z., Si, X., Liu, R., Chang, M., Li, X., Yang, H., et al. (2020) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc19947.2020.9062958 · Cited by 141
Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges
Chakraborty, I., Ali, M., Ankit, A., Jain, S., Roy, S., Sridharan, S., Agrawal, A., Raghunathan, A., & Roy, K. (2020) · Proceedings of the IEEE · doi:10.1109/jproc.2020.3003007 · Cited by 140
14.2 A Compute SRAM with Bit-Serial Integer/Floating-Point Operations for Programmable In-Memory Vector Acceleration
Wang, J., Wang, X., Eckert, C. A., Subramaniyan, A. K., Das, R., Blaauw, D. T., & Sylvester, D. (2019) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2019.8662419 · Cited by 141
XNOR Neural Engine: A Hardware Accelerator IP for 21.6-fJ/op Binary Neural Network Inference
Conti, F., Schiavone, P. D., & Luca Benini, C. (2018) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2018.2857019 · Cited by 134
A Variation-Tolerant In-Memory Machine Learning Classifier via On-Chip Training
Gonugondla, S. K., Kang, M., & Shanbhag, N. R. (2018) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2018.2867275 · Cited by 124
Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays
Agrawal, A., Jaiswal, A., Roy, D., Han, B., Srinivasan, G., Ankit, A., & Roy, K. (2019) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2019.2907488 · Cited by 123
The Challenges and Emerging Technologies for Low-Power Artificial Intelligence IoT Systems
Ye, L., Wang, Z., Liu, Y., Chen, P., Li, H., Zhang, H., Wu, M., He, W., Shen, L., Zhang, Y., et al. (2021) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2021.3095622 · Cited by 126
Efficient Processing of Deep Neural Networks
Sze, V., Chen, Y., Yang, T.-J., & Emer, J. (2020) · Synthesis lectures on computer architecture · doi:10.2200/s01004ed1v01y202004cac050 · Cited by 125
A four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices
Hung, J.-M., Xue, C.-X., Kao, H.-Y., Huang, Y.-H., Chang, F.-C., Huang, S.-P., Liu, T.-W., Jhang, C.-J., Su, C.-I., Khwa, W.-S., et al. (2021) · Nature Electronics · doi:10.1038/s41928-021-00676-9 · Cited by 122
Exploring the Connection Between Binary and Spiking Neural Networks
Lu, S. K., & Sengupta, A. (2020) · Frontiers in Neuroscience · doi:10.3389/fnins.2020.00535 · Cited by 110
In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology
Ali, M., Jaiswal, A., & Roy, K. (2019) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2019.2945617 · Cited by 118
A 16K Current-Based 8T SRAM Compute-In-Memory Macro with Decoupled Read/Write and 1-5bit Column ADC
Yu, C., Yoo, T., Kim, T. T.-H., Chuan, K. C. T., & Kim, B. (2020) · Custom Integrated Circuits Conference · doi:10.1109/cicc48029.2020.9075883 · Cited by 105
A survey of SRAM-based in-memory computing techniques and applications
Mittal, S., Verma, G., Kaushik, B. K., & Khanday, F. A. (2021) · Journal of Systems Architecture · doi:10.1016/j.sysarc.2021.102276 · Cited by 106
A survey on hardware accelerators: Taxonomy, trends, challenges, and perspectives
Peccerillo, B., Mannino, M., Mondelli, A., & Bartolini, S. (2022) · Journal of Systems Architecture · doi:10.1016/j.sysarc.2022.102561 · Cited by 106
Compressed Sensing With Approximate Message Passing Using In-Memory Computing
Le Gallo, M., Sebastian, A., Cherubini, G., Giefers, H., & Eleftheriou, E. (2018) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2018.2865352 · Cited by 99
Edge and Fog Computing Enabled AI for IoT-An Overview
Zou, Z., Jin, Y., Nevalainen, P., Huan, Y., Heikkonen, J., & Westerlund, T. (2019) · IEEE International Conference on Artificial Intelligence Circuits and Systems (AICAS) · doi:10.1109/aicas.2019.8771621 · Cited by 103
DNN Engine: A 28-nm Timing-Error Tolerant Sparse Deep Neural Network Processor for IoT Applications
Whatmough, P. N., Lee, S. K., Brooks, D. M., & Wei, G.-Y. (2018) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2018.2841824 · Cited by 95
Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
Jiang, W., Lou, Q., Yan, Z., Yang, L., Hu, J., Hu, X. S., & Shi, Y. (2021) · IEEE Transactions on Computers · doi:10.1109/tc.2020.2991575 · Cited by 96
TranCIM: Full-Digital Bitline-Transpose CIM-based Sparse Transformer Accelerator With Pipeline/Parallel Reconfigurable Modes
Tu, F., Wu, Z., Wang, Y., Liang, L., Liu, L., Ding, Y., Liu, L., Wei, S., Xie, Y., & Yin, S. (2022) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2022.3213542 · Cited by 102
A 4-Kb 1-to-8-bit Configurable 6T SRAM-Based Computation-in-Memory Unit-Macro for CNN-Based AI Edge Processors
Chiu, Y.-C., Zhang, Z., Chen, J., Si, X., Liu, R., Tu, Y.-N., Su, J.-W., Huang, W.-H., Wang, J., Wei, W.-C., et al. (2020) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2020.3005754 · Cited by 92
A Logic-Compatible eDRAM Compute-In-Memory With Embedded ADCs for Processing Neural Networks
Yu, C., Yoo, T., Kim, H., Kim, T. T.-H., Chuan, K. C. T., & Kim, B. (2020) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2020.3036209 · Cited by 93
Timely: Pushing Data Movements And Interfaces In Pim Accelerators Towards Local And In Time Domain
Li, W., Xu, P., Zhao, Y. K., Li, H., Xie, Y., & Lin, Y. (2020) · Proceedings - International Symposium on Computer Architecture/Proceedings · doi:10.1109/isca45697.2020.00073 · Cited by 93
In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview
Roy, K., Chakraborty, I., Ali, M., Ankit, A., & Agrawal, A. (2020) · ACM/IEEE Design Automation Conference (DAC) · doi:10.1109/dac18072.2020.9218505 · Cited by 96
CASCADE
Chou, T., Tang, W., Botimer, J., & Zhang, Z. (2019) · IEEE/ACM International Symposium on Microarchitecture (MICRO) · doi:10.1145/3352460.3358328 · Cited by 92
Learning automata based energy-efficient AI hardware design for IoT applications
Wheeldon, A., Shafik, R., Rahman, T., Lei, J., Yakovlev, A., & Granmo, O. (2020) · Philosophical Transactions of the Royal Society A Mathematical Physical and Engineering Sciences · doi:10.1098/rsta.2019.0593 · Cited by 77
Vesti: Energy-Efficient In-Memory Computing Accelerator for Deep Neural Networks
Yin, S., Jiang, Z., Kim, M., Gupta, T., Seok, M., & Seo, J.-S. (2019) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2019.2940649 · Cited by 76
STICKER-IM: A 65 nm Computing-in-Memory NN Processor Using Block-Wise Sparsity Optimization and Inter/Intra-Macro Data Reuse
Yue, J., Liu, Y., Yuan, Z., Feng, X., He, Y., Sun, W., Zhang, Z., Si, X., Liu, R., Wang, Z., et al. (2022) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2022.3148273 · Cited by 78
2.6 A 2 ×30k-Spin Multichip Scalable Annealing Processor Based on a Processing-In-Memory Approach for Solving Large-Scale Combinatorial Optimization Problems
Takemoto, T., Hayashi, M., Yoshimura, C., & Yamaoka, M. (2019) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2019.8662517 · Cited by 74
Two-Way Transpose Multibit 6T SRAM Computing-in-Memory Macro for Inference-Training AI Edge Chips
Su, J.-W., Si, X., Chou, Y.-C., Chang, T.-W., Huang, W.-H., Tu, Y.-N., Liu, R., Lu, P.-J., Liu, T.-W., Wang, J., et al. (2021) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2021.3108344 · Cited by 74
Efficient AI System Design With Cross-Layer Approximate Computing
Venkataramani, S., Sun, X. N., Wang, N., Chen, C., Choi, J., Kang, M., Agarwal, A., Oh, J., Jain, S., Babinsky, T., et al. (2020) · Proceedings of the IEEE · doi:10.1109/jproc.2020.3029453 · Cited by 74
A 8-b-Precision 6T SRAM Computing-in-Memory Macro Using Segmented-Bitline Charge-Sharing Scheme for AI Edge Chips
Su, J.-W., Chou, Y.-C., Liu, R., Liu, T.-W., Lu, P.-J., Wu, P.-C., Chung, Y.-L., Hong, L.-Y., Ren, J.-S., Pan, T., et al. (2022) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2022.3199077 · Cited by 68
A 12.08-TOPS/W All-Digital Time-Domain CNN Engine Using Bi-Directional Memory Delay Lines for Energy Efficient Edge Computing
Sayal, A., Nibhanupudi, S. S. T., Fathima, S., & Kulkarni, J. P. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2939888 · Cited by 66
On Practical Issues for Stochastic STDP Hardware With 1-bit Synaptic Weights
Yousefzadeh, A., Stromatias, E., Soto, M., Serrano‐Gotarredona, T., & Linares-Barranco, B. (2018) · Frontiers in Neuroscience · doi:10.3389/fnins.2018.00665 · Cited by 66
A review on SRAM-based computing in-memory: Circuits, functions, and applications
Lin, Z., Tong, Z., Zhang, J., Wang, F., Tian, X., Zhao, Y., Wu, X., Peng, C., Lu, W., Zhao, Q., et al. (2022) · Journal of Semiconductors · doi:10.1088/1674-4926/43/3/031401 · Cited by 61
C3SRAM: In-Memory-Computing SRAM Macro Based on Capacitive-Coupling Computing
Jiang, Z., Yin, S., Seo, J.-S., & Seok, M. (2019) · IEEE Solid-State Circuits Letters · doi:10.1109/lssc.2019.2934831 · Cited by 58
±CIM SRAM for Signed In-Memory Broad-Purpose Computing From DSP to Neural Processing
Jain, S., Lin, L., & Alioto, M. (2021) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2021.3092759 · Cited by 58
Trends and challenges in the circuit and macro of RRAM-based computing-in-memory systems
Wei, S.-T., Gao, B., Wu, D. M., Tang, J., Qian, H., & Wu, H. (2022) · Chip · doi:10.1016/j.chip.2022.100004 · Cited by 59
TiM-DNN: Ternary In-Memory Accelerator for Deep Neural Networks
Jain, S., Gupta, S. K., & Raghunathan, A. (2020) · IEEE Transactions on Very Large Scale Integration (VLSI) Systems · doi:10.1109/tvlsi.2020.2993045 · Cited by 58
NS-CIM: A Current-Mode Computation-in-Memory Architecture Enabling Near-Sensor Processing for Intelligent IoT Vision Nodes
Liu, Z., Ren, E., Qiao, F., Wei, Q., Liu, X.-J., Luo, L., Zhao, H., & Yang, H. (2020) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2020.2984161 · Cited by 52
An Embedded nand Flash-Based Compute-In-Memory Array Demonstrated in a Standard Logic Process
Kim, M., Liu, M., Everson, L. R., & Kim, C. H. (2021) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2021.3098671 · Cited by 56
An MRAM-Based Deep In-Memory Architecture for Deep Neural Networks
Patil, A. D., Hua, H., Gonugondla, S. K., Kang, M., & Shanbhag, N. R. (2019) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2019.8702206 · Cited by 50
Deep SCNN-Based Real-Time Object Detection for Self-Driving Vehicles Using LiDAR Temporal Data
Zhou, S., Chen, Y. H., Li, X., & Sanyal, A. (2020) · IEEE Access · doi:10.1109/access.2020.2990416 · Cited by 55
Look-Up Table based Energy Efficient Processing in Cache Support for Neural Network Acceleration
Ramanathan, A. K., Kalsi, G. S., Srinivasa, S., Chandran, M. T., Pillai, K., Omer, O. J., Narayanan, V., & Subramoney, S. (2020) · IEEE/ACM International Symposium on Microarchitecture (MICRO) · doi:10.1109/micro50266.2020.00020 · Cited by 54
Benchmarking In-Memory Computing Architectures
Shanbhag, N. R., & Roy, S. K. (2022) · IEEE Open Journal of the Solid-State Circuits Society · doi:10.1109/ojsscs.2022.3210152 · Cited by 57
A 40nm Low-Power Logic Compatible Phase Change Memory Technology
Wu, J. Y., Chen, Y. S., Khwa, W.-S., Yu, S. M., Wang, T. Y., Tseng, J. C. C., Chih, Y. D., & Diaz, C. H. (2018) · Technical digest - International Electron Devices Meeting/Technical digest · doi:10.1109/iedm.2018.8614513 · Cited by 47
Cascade Current Mirror to Improve Linearity and Consistency in SRAM In-Memory Computing
Lin, Z., Zhan, H., Chen, Z., Peng, C., Wu, X., Lu, W., Zhao, Q., Li, X., & Chen, J. (2021) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2021.3063719 · Cited by 48
MACC-SRAM: A Multistep Accumulation Capacitor-Coupling In-Memory Computing SRAM Macro for Deep Convolutional Neural Networks
Zhang, B., Saikia, J., Meng, J., Wang, D., Kwon, S., Myung, S., Kim, H., Kim, S. J., Seo, J.-S., & Seok, M. (2023) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2023.3332017 · Cited by 46
15.4 A 5.99-to-691.1TOPS/W Tensor-Train In-Memory-Computing Processor Using Bit-Level-Sparsity-Based Optimization and Variable-Precision Quantization
Guo, R., Yue, Z., Si, X., et al. (2021) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc42613.2021.9365989 · Cited by 43
Deep In-Memory Architectures in SRAM: An Analog Approach to Approximate Computing
Kang, M., Gonugondla, S. K., & Shanbhag, N. R. (2020) · Proceedings of the IEEE · doi:10.1109/jproc.2020.3034117 · Cited by 42
A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS
Knag, P. C., Chen, G. K., Sumbul, H. E., Kumar, R., Hsu, S. K., Agarwal, A., Kar, M., Kim, S., Anders, M. A., Kaul, H., et al. (2020) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2020.3038616 · Cited by 41
Deep learning acceleration based on in-memory computing
Eleftheriou, E. S., Gallo, M. L., Nandakumar, S. R., Piveteau, C., Boybat, I., Joshi, V., Khaddam-Aljameh, R., Dazzi, M., Giannopoulos, I., Karunaratne, G., et al. (2019) · IBM Journal of Research and Development · doi:10.1147/jrd.2019.2947008 · Cited by 39
A Floating-Point 6T SRAM In-Memory-Compute Macro Using Hybrid-Domain Structure for Advanced AI Edge Chips
Wu, P.-C., Su, J.-W., Hong, L.-Y., Ren, J.-S., Chien, C.-H., Chen, H.-Y., Ke, C.-E., Hsiao, H.-M., Li, S.-H., Sheu, S.-S., et al. (2023) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2023.3309966 · Cited by 41
An Overview of Computing-in-Memory Circuits With DRAM and NVM
Kim, S., & Yoo, H. (2023) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2023.3333851 · Cited by 38
Roadmap on low-power electronics
Ramesh, R., Salahuddin, S., Datta, S., Diaz, C. H., Nikonov, D. E., Young, I. A., Ham, D., Chang, M., Khwa, W.-S., Lele, A. S., et al. (2024) · APL Materials · doi:10.1063/5.0184774 · Cited by 43
14.4 All-Digital Time-Domain CNN Engine Using Bidirectional Memory Delay Lines for Energy-Efficient Edge Computing
Sayal, A., Fathima, S., Nibhanupudi, S. S. T., et al. (2019) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2019.8662510 · Cited by 38
An Energy-Efficient One-Shot Time-Based Neural Network Accelerator Employing Dynamic Threshold Error Correction in 65 nm
Everson, L. R., Liu, M., Pande, N., & Kim, C. H. (2019) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2019.2914361 · Cited by 38
eDRAM-CIM: Reconfigurable Charge Domain Compute-In-Memory Design With Embedded Dynamic Random Access Memory Array Realizing Adaptive Data Converters
Xie, S., Ni, C., Sayal, A., Jain, P., Hamzaoglu, F., & Kulkarni, J. P. (2023) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2023.3326094 · Cited by 38
An 8b-Precision 6T SRAM Computing-in-Memory Macro Using Time-Domain Incremental Accumulation for AI Edge Chips
Wu, P.-C., Su, J.-W., Chung, Y.-L., Hong, L.-Y., Ren, J.-S., Chang, F.-C., Wu, Y., Chen, H.-Y., Lin, C.-H., Hsiao, H.-M., et al. (2023) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2023.3343669 · Cited by 38
From Less Batteries to Battery-Less Alert Systems with Wide Power Adaptation down to nWs—Toward a Smarter, Greener World
Alioto, M. (2021) · IEEE Design and Test · doi:10.1109/mdat.2021.3069087 · Cited by 36
i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs
Jaiswal, A., Agrawal, A., Ali, M., et al. (2020) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2020.3005783 · Cited by 35
SAMBA: Single-ADC Multi-Bit Accumulation Compute-in-Memory Using Nonlinearity- Compensated Fully Parallel Analog Adder Tree
Chen, Y., Yin, G., Zhou, M., Tang, W., Yang, Z., Lee, M., Du, X., Yue, J., Liu, J., Yang, H., et al. (2023) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2023.3266269 · Cited by 35
Efficiency Versus Accuracy: A Review of Design Techniques for DNN Hardware Accelerators
Latotzke, C., & Gemmeke, T. (2021) · IEEE Access · doi:10.1109/access.2021.3050670 · Cited by 35
A 4-bit Calibration-Free Computing-In-Memory Macro With 3T1C Current-Programed Dynamic-Cascode Multi-Level-Cell eDRAM
Song, J., Tang, X., Luo, H., Zhang, H., Qiao, X., Sun, Z., Yang, X., Wu, Z., Wang, Y., Wang, R., et al. (2023) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2023.3339887 · Cited by 34
Fundamental limits on the precision of in-memory architectures
Gonugondla, S. K., Sakr, C., Dbouk, H., & Shanbhag, N. R. (2020) · doi:10.1145/3400302.3416344 · Cited by 33
Comprehending In-memory Computing Trends via Proper Benchmarking
Shanbhag, N. R., & Roy, S. K. (2022) · Custom Integrated Circuits Conference · doi:10.1109/cicc53496.2022.9772817 · Cited by 33
HD-CIM: Hybrid-Device Computing-In-Memory Structure Based on MRAM and SRAM to Reduce Weight Loading Energy of Neural Networks
Zhang, H., Liu, J., Bai, J., Li, S., Luo, L., Wei, S., Wu, J., & Kang, W. (2022) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2022.3199440 · Cited by 35
A 28 nm 16 Kb Bit-Scalable Charge-Domain Transpose 6T SRAM In-Memory Computing Macro
Song, J., Tang, X., Qiao, X., Wang, Y., Wang, R., & Huang, R. (2023) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2023.3244338 · Cited by 35
COMPAC: Compressed Time-Domain, Pooling-Aware Convolution CNN Engine With Reduced Data Movement for Energy-Efficient AI Computing
Sayal, A., Fathima, S., Nibhanupudi, S. S. T., & Kulkarni, J. P. (2020) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2020.3041502 · Cited by 32
A 35.5-127.2 TOPS/W Dynamic Sparsity-Aware Reconfigurable-Precision Compute-in-Memory SRAM Macro for Machine Learning
Ali, M., Chakraborty, I., Saxena, U., Agrawal, A., Ankit, A., & Roy, K. (2021) · IEEE Solid-State Circuits Letters · doi:10.1109/lssc.2021.3093354 · Cited by 32
A Main/Subsidiary Network Framework for Simplifying Binary Neural Networks
Xu, Y., Dong, X., Li, Y., & Su, H. (2019) · IEEE Computer Society Conference on Computer Vision and Pattern Recognition/Proceedings - IEEE Computer Society Conference on Computer Vision and Pattern Recognition/Proceedings · doi:10.1109/cvpr.2019.00732 · Cited by 31
Always-On 674μ W@4GOP/s Error Resilient Binary Neural Networks With Aggressive SRAM Voltage Scaling on a 22-nm IoT End-Node
Mauro, A. D., Conti, F., Schiavone, P. D., Rossi, D., & Luca Benini, C. (2020) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2020.3012576 · Cited by 33
A 55nm 1-to-8 bit Configurable 6T SRAM based Computing-in-Memory Unit-Macro for CNN-based AI Edge Processors
Zhang, Z., Chen, J., Si, X., et al. (2019) · IEEE Asian Solid-State Circuits Conference (A-SSCC) · doi:10.1109/a-sscc47793.2019.9056933 · Cited by 28

Authors: Biswas, A., & Chandrakasan, A. P.
Affiliations: Massachusetts Institute of Technology (US)
ORCID: Biswas, Avishek
Chandrakasan, Anantha P.
Venue: 2018 IEEE International Solid - State Circuits Conference - (ISSCC)
Publisher: IEEE
Published: 2018-02
Volume: 2018
Pages: 488-490
ISSN: 0193-6530 (ISSN-L)
DOI: 10.1109/isscc.2018.8310397
OpenAlex: W2792893539
Semantic Scholar: ba28ee795de7c88258053fb31aef198c18b2cd5a
Cited by: 337
References: 7
Citations by year: 2026: 8 · 2025: 13 · 2024: 35 · 2023: 50 · 2022: 55 · 2021: 50 · 2020: 63 · 2019: 50 · 2018: 13
FWCI: 70.19
Type: conference paper
Language: en
Open access: green
hdl.handle.net
Licence: cc-by-nc-sa
Locations: Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference (publishedVersion)
DSpace@MIT (Massachusetts Institute of Technology) (submittedVersion, cc-by-nc-sa)
IEEE Conference Proceedings
Topics: Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
Keywords: data movement reduction

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications

Abstract

Overview

Integrity signals

Verification

Claims the paper makes

Claims other papers make about this one

Citations

Cites

Cited by

Related

Metadata

Record

About these checks