Cited by 170Advanced Memory and Neural ComputingFerroelectric and Negative Capacitance DevicesAdvanced Neural Network Applications

The DOI matches its Crossref record; 37 of the 40 references it cites were found in a registry or an index.

Impact of Non-Ideal Characteristics of Resistive Synaptic Devices on Implementing Convolutional Neural Networks

Sun, Xiaoyu, Yu, Shimeng·2019·IEEE Journal on Emerging and Selected Topics in Circuits and Systems

DOI 10.1109/jetcas.2019.2933148

Open this paper in CoChat — free account

Abstract

Emerging non-volatile memory (eNVM) based resistive synaptic devices have shown great potential for implementing deep neural networks (DNNs). However, the eNVM devices typically suffer from various non-ideal effects which may degrade the performance of the system. Based on a representative convolutional neural network (CNN) model for CIFAR-10 dataset, this paper comprehensively investigates the impact of those nonideal characteristics, such as nonlinearity and asymmetry of conductance tuning, variations, endurance and retention, on the training/inference accuracy. The compact models of the device non-ideal effects are incorporated into the TensorFlow framework. Our simulation results suggest that 1) the training accuracy is more sensitive to the asymmetry of conductance tuning than the nonlinearity; 2) the conductance range variation does not degrade the training accuracy, instead, a small variation can even reduce the accuracy loss introduced by asymmetry; 3) device-to-device variation can also remedy the accuracy loss due to asymmetry while cycle-to-cycle variation leads to significant accuracy degradation; 4) the accuracy degradation will not be noticeable if the endurance cycles are more than 7,000 cycles; and 5) different drifting modes affect the inference accuracy differently, and the best case is where the conductance is drifting up/down randomly.

Integrity signals

Registry

Crossref · 10.1109/jetcas.2019.2933148

Cites

37 of 37 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

We couldn’t retrieve this paper’s full text, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

Deep Residual Learning for Image Recognition
He, K., Zhang, X., Ren, S., & Sun, J. (2016) · 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR) · doi:10.1109/cvpr.2016.90 · Cited by 235,474
Very Deep Convolutional Networks for Large-Scale Image Recognition
Simonyan, K., & Zisserman, A. (2014) · arXiv · doi:10.48550/arxiv.1409.1556 · Cited by 114,148
Nanoscale Memristor Device as Synapse in Neuromorphic Systems
Jo, S. H., Chang, T., Ebong, I., Bhadviya, B. B., Mazumder, P., & Lu, W. (2010) · Nano Letters · doi:10.1021/nl904092h · Cited by 4,174
Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks
Chen, Y.-H., Krishna, T., Emer, J. S., & Sze, V. (2017) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2016.2616357 · Cited by 3,247
Training and operation of an integrated neuromorphic network based on metal-oxide memristors
Prezioso, M., Merrikh-Bayat, F., Hoskins, B. D., Adam, G. C., Likharev, K. K., & Strukov, D. B. (2015) · Nature · doi:10.1038/nature14441 · Cited by 3,001
Binarized Neural Networks: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1
Courbariaux, M., Hubara, I., Soudry, D., El-Yaniv, R., & Bengio, Y. (2016) · arXiv · doi:10.48550/arxiv.1602.02830 · Cited by 2,106
Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing
Kuzum, D., Jeyasingh, R. G. D., Lee, B., & Wong, H.-S. P. (2012) · Nano Letters · doi:10.1021/nl201040y · Cited by 1,267 · cited 3×
“In recent years, emerging non-volatile memory (eNVM) based resistive synaptic devices [5], such as phase change memory (PCM) [6], [7], resistive random access memory (RRAM) [8]–[11], and ferroelectric field effect transistor (FeFET) [12], [13] are considered as promising candidates to replace SRAM cells due to the sma…”
Background
Neuro-Inspired Computing With Emerging Nonvolatile Memorys
Yu, S. (2018) · Proceedings of the IEEE · doi:10.1109/jproc.2018.2790840 · Cited by 1,170
Self-citation
Equivalent-accuracy accelerated neural-network training using analogue memory
Ambrogio, S., Narayanan, P., Tsai, H., Shelby, R. M., Boybat, I., di Nolfo, C., Sidler, S., Giordano, M., Bodini, M., Farinha, N. C. P., et al. (2018) · Nature · doi:10.1038/s41586-018-0180-5 · Cited by 1,151
Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element
Burr, G. W., Shelby, R. M., Sidler, S., di Nolfo, C., Jang, J., Boybat, I., Shenoy, R. S., Narayanan, P., Virwani, K., Giacometti, E. U., et al. (2015) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2015.2439635 · Cited by 936

Show all 40 references

Sorted by citations

Items 101–169 of 169

Performance and variability analysis of ALD-grown wafer scale HfO2/Ta2O5-based memristive devices for neuromorphic computing
Kumar, S., Yadav, D., Stathopoulos, S., & Prodromakis, T. (2025) · Frontiers in Nanotechnology · doi:10.3389/fnano.2025.1621554 · Cited by 6
Quantization-Aware In-situ Training for Reliable and Accurate Edge AI
de Lima, J. P. C., & Carro, L. (2022) · Design, Automation, and Test in Europe · doi:10.23919/date54114.2022.9774657 · Cited by 6
Study on Memristor-Based 3-D Convolutional Neural Network Adapting to Non-Ideal Effects
Dong, B., Li, P., Fu, Y., Chang, T., Li, Y., Miao, X., & He, Y. (2023) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2022.3233552 · Cited by 6
Impact of edge defects on the synaptic characteristic of a ferromagnetic domain-wall device and on on-chip learning
Yadav, R. S., Sadashiva, A., Holla, A., Muduli, P. K., & Bhowmik, D. (2023) · Neuromorphic Computing and Engineering · doi:10.1088/2634-4386/acf0e4 · Cited by 6
Design and Analysis of Address-Adaptive Read Reference Settings for Multilevel Cell Cross-Point Memory Arrays
Wang, C., Feng, D., Tong, W., Liu, J., Wu, B., Zhao, W. J., & Zhang, Y. (2019) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2019.2945058 · Cited by 6
Comprehensive Analysis of Read Fluctuations in ReRAM CiM by Using Fluctuation Pattern Classifier
Yamada, A., Huang, Z., Misawa, N., Matsui, C., & Takeuchi, K. (2024) · IEICE Transactions on Electronics · doi:10.1587/transele.2023ctp0002 · Cited by 5
Compute-in-Memory Architecture
Jiang, H., Huang, S., & Yu, S. (2023) · Springer eBooks · doi:10.1007/978-981-15-6401-7_62-1 · Cited by 5
Self-citation
Fuse Devices for Pruning in Memristive Neural Network
Kim, T., Hong, K., Kim, S., Park, J., Youn, S., Lee, J., Park, B., Kim, H., & Choi, W. Y. (2023) · IEEE Electron Device Letters · doi:10.1109/led.2023.3237651 · Cited by 5
Silicon Nanowire Charge Trapping Memory for Energy-Efficient Neuromorphic Computing
Ansari, M. H. R., Mohanan, K. U., & El‐Atab, N. (2023) · IEEE Transactions on Nanotechnology · doi:10.1109/tnano.2023.3296673 · Cited by 5
Survey of Security Issues in Memristor-Based Machine Learning Accelerators for RF Analysis
Lillis, W., Hoffing, M. C., & Burleson, W. P. (2024) · Chips · doi:10.3390/chips3020009 · Cited by 5
Symmetric and Energy‐Efficient Conductance Update in Ferroelectric Tunnel Junction for Neural Network Computing
Guan, Z., Wang, Z., Shen, S., Yin, Y., & Li, X. (2024) · Advanced Materials Technologies · doi:10.1002/admt.202302238 · Cited by 5
Statistical Optimization of Compute In-Memory Performance Under Device Variation
Crafton, B., Spetalnick, S. D., Yoon, J., & Raychowdhury, A. (2021) · International Symposium on Low Power Electronics and Design (ISLPED) · doi:10.1109/islped52811.2021.9502484 · Cited by 5
Advancements in artificial synapses: The role of fluorite–structured ferroelectrics
Reddy, P. R. S. (2025) · Nano Trends · doi:10.1016/j.nwnano.2025.100074 · Cited by 4
1 Transistor‐Dynamic Random Access Memory as Synaptic Element for Online Learning
Bashir, M. Y., Sharma, P., & Sahay, S. (2025) · Advanced Intelligent Systems · doi:10.1002/aisy.202400912 · Cited by 4
Toward Memristive Phase‐Change Neural Network with High‐Quality Ultra‐Effective Highly‐Self‐Adjustable Online Learning
Lim, K., Go, S., Tan, C., Jiang, Y., Cai, K., Chong, T., Elliott, S. R., Lee, T., & Loke, D. K. (2024) · Advanced Physics Research · doi:10.1002/apxr.202300085 · Cited by 4
TOSA: Tolerating Stuck-At-Faults in Edge-based RRAM Inference Accelerators
Zhao, S., Liu, B., Wang, F., Feng, D., & Chen, X. (2023) · IEEE International Conference on Parallel and Distributed Systems (ICPADS) · doi:10.1109/icpads60453.2023.00172 · Cited by 4
Improving Linearity and Symmetry of Synaptic Update Characteristics and Retentivity of Synaptic States of the Domain-Wall Device Through Addition of Edge Notches
Hissariya, R., & Bhowmik, D. (2024) · IEEE Open Journal of Nanotechnology · doi:10.1109/ojnano.2024.3514900 · Cited by 4
The Impact of ⁶⁰Co γ -Ray Irradiation on the Linearity of Conductance Update and the Learning Precision of Al:HfOx/TiOx Heterojunction Memristive Synapses
Ma, C., Yan, J., Song, H., Wu, B., Guo, J., Zhong, X., Wang, J., & Guo, H. (2025) · IEEE Transactions on Nuclear Science · doi:10.1109/tns.2025.3539301 · Cited by 4
CRUS: A Hardware-Efficient Algorithm Mitigating Highly Nonlinear Weight Update in CIM Crossbar Arrays for Artificial Neural Networks
Lee, J., Hwang, J., Cho, Y., Park, M., Choi, W. Y., Kim, S., & Lee, J. (2022) · IEEE Journal on Exploratory Solid-State Computational Devices and Circuits · doi:10.1109/jxcdc.2022.3220032 · Cited by 4
Enhancement of the Synaptic Performance of Phosphorus-Enriched, Electric Double-Layer, Thin-Film Transistors
Mah, D.-G., Park, H., & Cho, W.-J. (2024) · Electronics · doi:10.3390/electronics13040737 · Cited by 4
Towards Functionally Robust AI Accelerators
Banerjee, S., Chen, C.-Y., Talukdar, J., Hung, S.-C., Chaudhuri, A., Nikdast, M., & Chakrabarty, K. (2021) · IEEE Microelectronics Design & Test Symposium (MDTS) · doi:10.1109/mdts52103.2021.9476140 · Cited by 4
Mem-elements based Neuromorphic Hardware for Neural Network ApplicationPreprint
Singh, A. (2024) · Social Science Research Network · doi:10.2139/ssrn.4721109 · Cited by 5
Modeling Cycle-to-Cycle Variation in Memristors for In-Situ Unsupervised Trace-STDP Learning
Xu, J., Zheng, Y., Li, F., Stathis, D., Shen, R., Chu, H., Lansner, A., Zheng, L., Zou, Z., & Hemani, A. (2023) · IEEE Transactions on Circuits & Systems II Express Briefs · doi:10.1109/tcsii.2023.3309329 · Cited by 3
Design Strategies of Capacitor‐Based Synaptic Cell for High‐Efficiency Analog Neural Network Training
Lee, B., Ji, W., Kim, H., Han, S., Park, G., Hur, P., Jeon, G., Lee, H., Chung, Y., Son, J., et al. (2024) · Advanced Intelligent Systems · doi:10.1002/aisy.202400600 · Cited by 3
Light‐Induced Radix Modulation and Optoelectronic Synaptic Properties in Ternary‐Logic Devices
Park, C., & Lim, J. W. (2025) · Small Structures · doi:10.1002/sstr.202400530 · Cited by 3
An area-efficient and process-variable insensitive readout circuit for Computing-in-Memory based on NOR flash
Gu, X., Zhou, H. F., Qiao, Y., Zhong, X., & Yu, Z. (2025) · Microelectronics Journal · doi:10.1016/j.mejo.2025.106598 · Cited by 3
Enhancing thermal stability of synaptic states in spin-orbit-torque-driven synapse devices through the use of gradient multilayers
Yadav, R. S., Gupta, P., Yadav, V., Khan, K. I. A., Muduli, P. K., Sadashiva, A., & Bhowmik, D. (2025) · Physical Review Applied · doi:10.1103/22yc-b159 · Cited by 4
Achieving High In Situ Training Accuracy and Energy Efficiency with Analog Non-Volatile Synaptic Devices
Huang, S., Sun, X., Peng, X., Jiang, H., & Yu, S. (2022) · ACM Transactions on Design Automation of Electronic Systems · doi:10.1145/3500929 · Cited by 3
Self-citation
Analog synaptic devices applied to spiking neural networks for reinforcement learning applications
Kim, J., Lee, S., Kim, C.-H., Park, B., & Lee, J. (2022) · Semiconductor Science and Technology · doi:10.1088/1361-6641/ac6ae0 · Cited by 3
XploreNAS : Explore Adversarially Robust and Hardware-efficient Neural Architectures for Non-ideal Xbars
Bhattacharjee, A., Moitra, A., & Panda, P. (2023) · ACM Transactions on Embedded Computing Systems · doi:10.1145/3593045 · Cited by 3
TReX- Reusing Vision Transformer’s Attention for Efficient Xbar-Based Computing
Moitra, A., Bhattacharjee, A., Kim, Y., & Panda, P. (2024) · IEEE Transactions on Emerging Topics in Computing · doi:10.1109/tetc.2024.3480524 · Cited by 4
NOR-Type 3-D Synapse Array Architecture Based on Charge-Trap Flash Memory
Kim, J. N., Lee, J., Kim, J. E., Hong, S. W., Koo, M., & Kim, Y. (2022) · IEEE Journal of the Electron Devices Society · doi:10.1109/jeds.2022.3208241 · Cited by 3
Exploring Multilevel Current and Impedance Spectroscopy Analysis of Atomic Layer Deposited HfO 2 /Ta 2 O 5 Memristive Devices
Dahiya, A., Kumar, S., & Rani, S. (2025) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2025.3635115 · Cited by 2
Implementation of two-step gradual reset scheme for enhancing state uniformity of 2D hBN-based memristors for image processing
Woo, D. Y., Noh, G., Park, E., Kim, M. J., Lee, D. K., Sung, Y. W., Kim, J., Jeong, Y., Park, J., Park, S., et al. (2024) · Neuromorphic Computing and Engineering · doi:10.1088/2634-4386/ad3a94 · Cited by 2
Realizing linear synaptic plasticity in electric double layer-gated transistors for improved predictive accuracy and efficiency in neuromorphic computing
Manimaran, N. H., Sutton, C. L. M., Streamer, J. W., Merkel, C. E., & Xu, K. W. (2024) · Journal of Physics Materials · doi:10.1088/2515-7639/ad9ee1 · Cited by 2
Neuron Circuit Design and Signal Integrity Analysis of a Large-Scale Memristor-Based Crossbar Array
Li, Y., Fang, L., Li, D., Zhang, L., Zhou, H.-M., Wang, J., Liu, E., & Li, E. (2025) · IEEE Transactions on Components Packaging and Manufacturing Technology · doi:10.1109/tcpmt.2025.3538931 · Cited by 2
Effect of 60Co γ‐Ray Irradiation on the Linearity of Conductance Updating of the HfOx:Mg(9%)‐Based Memristive Synapses Studied by Electrochemical Impedance Spectroscopy
Feng, H. H., Song, H., Yao, L., Cheng, J., Zhong, X., & Wang, J. (2025) · physica status solidi (a) · doi:10.1002/pssa.202500152 · Cited by 2
Ultralow cyclic and device variability memristors via deterministic resistive switching in phase segregated nickel nanofilaments
Song, J., Wang, Y., Wang, L., Liu, Z., Lei, Y., Cheng, M., Zhang, Y., Zhou, W., Xu, Z., Li, X., et al. (2025) · Applied Physics Reviews · doi:10.1063/5.0269546 · Cited by 2
A Reliability-Concerned Compute-in-Memory Behavior Model for Convolutional Neural Network
Cheng, K., Song, J., Zhang, X., He, Y., Wang, R., & Wang, Y. (2021) · IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) · doi:10.1109/ipfa53173.2021.9617344 · Cited by 2
PyMem: A Graphical User Interface Tool for Neuromemristive Hardware–Software Co-Design
Radhakrishnan, A., Palliyalil, J., Babu, S., Dorzhigulov, A., & James, A. P. (2024) · IEEE Open Journal of the Industrial Electronics Society · doi:10.1109/ojies.2024.3363093 · Cited by 3
48‐3: In‐Ga‐Zn‐O Synaptic Transistor with 1 µm Channel Length for Neuromorphic Computing
Park, J., Jang, Y., Lee, J.-K., & Lee, S. (2023) · SID Symposium Digest of Technical Papers · doi:10.1002/sdtp.16655 · Cited by 1
DC field-biased multibit/analog artificial synapse featuring an additional degree of freedom for performance tuning
Jabri, M., & Hossein‐Babaei, F. (2024) · Nanoscale · doi:10.1039/d4nr03464c · Cited by 1
Neural in-memory checksums: an error detection and correction technique for safe in-memory inference
Parrini, L., Soliman, T., Hettwer, B., la Parra, C. D., Borrmann, J. M., Singh, S., Bende, A., Rana, V., Merchant, F., & Wehn, N. (2025) · Philosophical Transactions of the Royal Society A Mathematical Physical and Engineering Sciences · doi:10.1098/rsta.2023.0399 · Cited by 1
Low-power Spike-based Wearable Analytics on RRAM Crossbars
Bhattacharjee, A., Shi, J., Chen, W.-C., Wang, X., & Panda, P. (2025) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas56072.2025.11043716 · Cited by 1
Parallel Interface-Type (IT) Memristor Architecture With Non-Linear Mapping and Carbon Footprint Estimation for Neuromorphic Computing Systems
Uppaluru, H., Kunwar, S., Chen, A., & Wang, J.-H. (2026) · IEEE transactions on computers · doi:10.1109/tc.2025.3624663 · Cited by 1
HaLo-FL: Hardware-Aware Low-Precision Federated Learning
Venkatesha, Y., Bhattacharjee, A., Moitra, A., & Panda, P. (2024) · Design, Automation, and Test in Europe · doi:10.23919/date58400.2024.10546513 · Cited by 1
Hybrid Memristor-CMOS Computer for Artificial Intelligence: from Devices to Systems
Lee, S. H. (2020) · Deep Blue (University of Michigan)
Merged Logic and Memory Fabrics for AI Workloads
Crafton, B., Spetalnick, S. D., & Raychowdhury, A. (2021) · Asia and South Pacific Design Automation Conference (ASP-DAC) · doi:10.1145/3394885.3431615
Counting Cards: Exploiting Variance and Data Distributions for Robust Compute In-MemoryPreprint
Crafton, B., Spetalnick, S. D., & Raychowdhury, A. (2020) · arXiv (Cornell University) · doi:10.48550/arxiv.2006.03117
Novel Weight Update Scheme for Hardware Neural Network based on Synaptic Devices Having Abrupt LTP or LTD CharacteristicsPreprint
Lee, J., Hwang, J., Cho, Y., Kim, S., & Lee, J. (2021) · arXiv (Cornell University) · doi:10.48550/arxiv.2111.07113
2019 Index IEEE Journal on Emerging and Selected Topics in Circuits and Systems Vol. 9
(2019) · IEEE Journal on Emerging and Selected Topics in Circuits and Systems · doi:10.1109/jetcas.2019.2958462
Optimization of Performance Metrics of Charge Trapping Synaptic Device for Neuromorphic Applications
Ansari, M. H. R., & El‐Atab, N. (2023) · IEEE Electron Devices Technology & Manufacturing Conference (EDTM) · doi:10.1109/edtm55494.2023.10103084
Robustness for Embedded Machine Learning Using In-Memory Computing
Panda, P., Bhattacharjee, A., & Moitra, A. (2023) · Springer eBooks · doi:10.1007/978-3-031-40677-5_17
Capacitor-less 1T-DRAM as Synaptic Element for Online LearningPreprint
Bashir, M. Y., Sharma, P., & Sahay, S. (2023) · doi:10.36227/techrxiv.24511081.v1
Capacitor-less 1T-DRAM as Synaptic Element for Online LearningPreprint
Bashir, M. Y., Sharma, P., & Sahay, S. (2023) · doi:10.36227/techrxiv.24511081
Mitigating Non-ideality Issues of Analog Computing-In-Memory in DNN-based designs
Huang, C.-T., & Wu, A.-Y. A. (2023) · IEEE International Conference on ASIC (ASICON) · doi:10.1109/asicon58565.2023.10396560
The Ferromagnetic Domain-Wall Synapse Device
Bhowmik, D. (2024) · Springer tracts in electrical and electronics engineering · doi:10.1007/978-981-97-4445-9_4
Compute-in-Memory Architecture
Jiang, H., Huang, S., & Yu, S. (2024) · Springer eBooks · doi:10.1007/978-981-97-9314-3_62
Self-citation
Test and Calibration Methods for Process Variation of ReRAM-based Spiking Neural Networks
Chiu, P.-S., Hsu, C., Huang, C.-T., & Liou, J.-J. (2025) · IEEE International Test Conference (ITC) · doi:10.1109/itc58126.2025.00073
ShiftMUX: Reconfigurable 4:1 MUX-Based In-Memory Shifter for Multiplication-Less Deep Neural Network Accelerations
Kumar, B. V., Joshi, R., Cao, Y. K., & Kailath, B. J. (2025) · IEEE Journal on Emerging and Selected Topics in Circuits and Systems · doi:10.1109/jetcas.2025.3649741
Memristive neural network circuit with fault tolerance for character recognition
Guo, M., Jikang, L., & Jingzhi, X. (2026) · Chinese Physics B · doi:10.1088/1674-1056/ae3f94
Dynamic capacitive analysis and physical modeling on ZnO resistive random access memory (RRAM) for enabling neuromorphic computing
Huang, Y., Maddineni, S. P., & Chen, D. (2026) · Journal of Applied Physics · doi:10.1063/5.0308306
Impact of Non-idealities of Non-volatile Memory (NVM) Synapse Devices on Performance of Compute-In-Memory (CIM) Arrays for Conventional and Edge AI, as Studied Through a Novel Simulator: CIM-Sim
Sadashiva, A., Holla, A., & Bhowmik, D. (2026) · Lecture notes in networks and systems · doi:10.1007/978-981-96-9983-4_12
Column-Wise IR-Drop Calibration for RRAM-Based CIM: Validation Using a Hierarchical Verilog-A Modeling Framework
Numan, O., Leslin, J., Singh, G., Adam, K., Andraud, M., & Halonen, K. A. I. (2026) · IEEE Electron Devices Technology & Manufacturing Conference (EDTM) · doi:10.1109/edtm65772.2026.11496715
Non-idealities in artificial synapses
Hamid, S. B., Incorvia, J. A. C., & Liu, S. (2026) · Nature Reviews Physics · doi:10.1038/s42254-026-00957-2
Highly Linear and Symmetric Multilevel IGZO 2T Device Utilizing Identical Potentiation and Depression Pulses
Seong, S., Ha, T. T., Jung, S., Kang, D., & Chung, Y. (2026) · IEEE Electron Device Letters · doi:10.1109/led.2026.3725232
Subarray Read Parallelism as a First-Class Design Knob for Analog In-Memory ComputingPreprint
Gökgöz, B. (2026) · SSRN Electronic Journal · doi:10.2139/ssrn.7353464
Wafer-scale SOT-MRAM for analog crossbar array applications
Liu, S., Rogers, V., Hu, C., Song, M.-Y., Bao, X., & Incorvia, J. A. C. (2026) · Science Advances · doi:10.1126/sciadv.aee6952
Quantized Analog Inference Hardware Enabled by MoS 2– Hf 1‐x Zr x O 2 FeFET Synapses
Park, J., Jung, M., Kim, H., Park, C., Lee, S., Kim, K. K., Yoon, H., Ahn, J., & Suh, D. (2026) · Advanced Science · doi:10.1002/advs.78366

Authors: Sun, X., & Yu, S.
Affiliations: Georgia Institute of Technology (US)
ORCID: Sun, Xiaoyu
Yu, Shimeng
Venue: IEEE Journal on Emerging and Selected Topics in Circuits and Systems
Publisher: Institute of Electrical and Electronics Engineers (IEEE)
Published: 2019-09
Volume: 9
Issue: 3
Pages: 570-579
ISSN: 2156-3357 (ISSN-L)
2156-3365
DOI: 10.1109/jetcas.2019.2933148
OpenAlex: W2966199719
Cited by: 170
References: 40
Citations by year: 2026: 9 · 2025: 25 · 2024: 34 · 2023: 31 · 2022: 25 · 2021: 22 · 2020: 22 · 2019: 2
FWCI: 6.38
Type: journal article
Language: en
Open access: closed
Licence: ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html (vor)
ieeexplore.ieee.org/Xplorehelp/downloads/license-information/IEEE.html (am)
doi.org/10.15223/policy-029 (stm-asf)
doi.org/10.15223/policy-037 (stm-asf)
Locations: IEEE Journal on Emerging and Selected Topics in Circuits and Systems (publishedVersion)
Funders: National Science Foundation (CCF-1903951)
Defense Advanced Research Projects Agency
Topics: Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
Physical Sciences › Engineering › Electrical and Electronic Engineering › Ferroelectric and Negative Capacitance Devices
Physical Sciences › Computer Science › Computer Vision and Pattern Recognition › Advanced Neural Network Applications
Keywords: non-volatile memory, convolutional neural networks, device-to-device variation, cycle-to-cycle variation, endurance, retention, conductance drift, training accuracy, inference accuracy

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

Impact of Non-Ideal Characteristics of Resistive Synaptic Devices on Implementing Convolutional Neural Networks

Abstract

Overview

Integrity signals

Verification

Claims the paper makes

Claims other papers make about this one

Citations

Cites

Cited by

Related

Metadata

Record

About these checks