Cited by 52Physical Unclonable Functions (PUFs) and Hardware SecurityLow-power high-performance VLSI designRadio Frequency Integrated Circuit Design

2.4GHz 7mW all-digital PVT-variation tolerant True Random Number Generator in 45nm CMOS

Srinivasan, Suresh, Mathew, Sanu, Ramanarayanan, Rajaraman, Sheikh, Farhana, Anders, Mark, Kaul, Himanshu, Erraguntla, Vasantha, Krishnamurthy, Ram +1 more·2010·2010 Symposium on VLSI Circuits

Abstract

An all-digital True Random Number Generator is fabricated in 45nm CMOS with 2.4Gbps random bit throughput and total power consumption of 7mW. Two-step coarse/fine-grained tuning with a self-calibrating feedback loop enables robust operation in the presence of 20% process variation while providing immunity to run-time voltage and temperature fluctuations. The 100% digital design enables a compact layout occupying 4004μm2with measured entropy of 0.999965, and scalable operation down to 280mV, while passing all NIST RNG tests.

Integrity signals

Registry

Crossref · 10.1109/vlsic.2010.5560296

Cites

2 of 2 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • All prior true random number generators have suffered from drawbacks in scalability, circuit complexity, or reliance on post-processing such as a Von Neumann corrector to remove bias.

    “However, all prior TRNGs have suffered from drawbacks in scalability, circuit complexity, or relied on post-processing such as a “Von Neumann corrector” to remove bias from the generated bit sequences4–13.”

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Srinivasan, S., Mathew, S., Ramanarayanan, R., Sheikh, F., Anders, M., Kaul, H., Erraguntla, V., Krishnamurthy, R., & Taylor, G.
Affiliations
Intel (United States) (US)
Venue
2010 Symposium on VLSI Circuits
Publisher
IEEE
Published
2010-06
Pages
203-204
ISSN
2166-9600 (ISSN-L)
OpenAlex
W2099686261
Cited by
52
References
2
Citations by year
2023: 4 · 2022: 2 · 2021: 1 · 2020: 6 · 2019: 5 · 2018: 4 · 2017: 6 · 2016: 5 · 2015: 4 · 2014: 5 · 2013: 4 · 2012: 2
FWCI
1.94
Type
conference paper
Language
en
Open access
closed
Locations
Symposium on VLSI Circuits (publishedVersion)
Funders
National Institute of Standards and Technology
Topics
  • Physical Sciences › Computer Science › Hardware and Architecture › Physical Unclonable Functions (PUFs) and Hardware Security
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Radio Frequency Integrated Circuit Design
Keywords
true random number generator, process variation tolerance, temperature and voltage variation, self-calibration, 45 nm CMOS, low power consumption, low-voltage operation, NIST randomness tests, entropy (information theory)

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review