Cited by 102Multilevel Inverters and ConvertersPower Quality and HarmonicsHVDC Systems and Fault Protection

Review of Multilevel Voltage Source Inverter Topologies and Analysis of Harmonics Distortions in FC-MLI

Open access
Rana, Ronak A., Patel, Sujal A., Muthusamy, Anand, Lee, Chee woo, Kim, Hee-Je·2019·Electronics

Abstract

We review the most common topology of multi-level inverters. As is known, the conventional inverters are utilized to create an alternating current (AC) source from a direct current (DC) source. The two-level inverter provides various output voltages [(Vdc/2) and (−Vdc/2)] of the load. It is a successive method, but it makes the harmonic distortion of the output side, Electromagnetic interference (EMI), and high dv/dt. We solve this problem by constructing the sinusoidal voltage waveform. This is achieved by a “multilevel inverter” (MLI). The multilevel inverter creates the output voltage with multiple DC voltages as inputs. Many voltage levels are combined to produce a smoother waveform. During the last decade, the multilevel inverter has become very popular in medium and high-power applications with some advantages, such as the reduced power dissipation of switching elements, low harmonics, and low EMIs. We introduce the information about several multilevel inverters such as the diode-clamped multilevel inverter (DC-MLI), cascaded H-bridge multilevel inverter (CHB-MLI), and flying-capacitor multilevel inverter (FC-MLI) with Power systems CAD (PSCAD) simulation. It is shown that THD is 28.88% in three level FC-MLI while THD is 18.56% in five level topology. Therefore, we can decrease the total harmonic distortion adopting the higher-level topology.

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Integrity signals

Registry

Crossref · 10.3390/electronics8111329

Cites

92 of 92 references verified0 citation errors · 0 not checkable

Statistics

Claims the paper makes

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

Self-check

Percentages, sums and reported differences re-computed from the paper’s own numbers.

The self-check needs the paper’s full text.

Cites

Flagged first, then by citations

Research works printed but not linked: 11

  1. Rashid, M.H. Power Electronics Circuits, Devices and Application Handbook, 3rd ed.; Pearson Education: Upper Saddle River, NJ, USA, 2003.
  2. Rashid, M.H. Power Electronics Circuits, Devices and Application Handbook, 3rd ed.; Pearson Education: Upper Saddle River, NJ, USA, 2003.
  3. Rodriguez, J.; Jih-Sheng, L.; Fang, P. Multilevel inverters: A survey of topologies, controls, and applications. IEEE Trans. Ind. Electron. 2002, 49, 724-738. [CrossRef] · DOI
  4. Raghavendra, R.K.; Vijay, B.B.; Hiralal, M.S. A three-phase hybrid cascaded modular multilevel inverter for renewable energy environment. IEEE Trans. Power Electron. 2016, 32, 1070-1078.
  5. Youssef, O.; Kamal, A.H.; Luc-Andre, G. Packed u cells multilevel converter topology: Theoretical study and experimental validation. IEEE Trans. Ind. Electron. 2011, 58, 1294-1306.
  6. Sumit, K.C.; Chandan, C. A new asymmetric multilevel inverter topology suitable for solar PV applications with varying irradiance. IEEE Trans. Sustain. Energy 2017, 8, 1496-1506.
  7. Vahid, D.; Arash, K.S.; Mostafa, A.; Soheila, E.; Keith, A.C. A new family of modular multilevel converter based on modified flying-capacitor multicell converters. IEEE Trans. Power Electron. 2015, 30, 138-147.
  8. Vahid, D.; Saeedeh, D. Analytical modelling of single-phase stacked multicell multilevel converters exploiting kapteyn (fourier-bessel) series. IET Power Electron. 2013, 6, 1220-1238.
  9. Mohammadreza, D. Analysis of Different Topologies of Multilevel Inverter Thesis; Chalmers University of Technology: Gothenburg, Sweden, 2010.
  10. Khairnar, D.D.; Deshmukh, V.M. Performance Analysis of Diode Clamped 3 Level MOSFET Based Inverter. Int. Electr. Eng. J. 2014, 5, 1484-1489.
  11. Peebles, P.Z. Digital Communication Systems; Prentice Hall: Upper Saddle River, NJ, USA, 1987.

Cited by

Sorted by citations

Authors
Rana, R. A., Patel, S. A., Muthusamy, A., Lee, C. W., & Kim, H.-J.
Affiliations
  • School of Electrical Engineering, Pusan National University, Busandaehak-ro 63 beongil 2, Busan 46241, Korea
  • Pusan National University (KR)
  • University of Technology Sydney (AU)
Corresponding author
  • Lee, Chee woo
  • Kim, Hee-Je
Venue
Electronics
Publisher
MDPI AG
Published
2019-11-11
Volume
8
Issue
11
Pages
1329
ISSN
2079-9292 (ISSN-L)
OpenAlex
W2986079386
Cited by
102
References
92
Citations by year
2026: 12 · 2025: 16 · 2024: 18 · 2023: 15 · 2022: 13 · 2021: 16 · 2020: 12
FWCI
3.69
Type
journal article
Language
en
Open access
Locations
  • Electronics (publishedVersion, cc-by)
  • DOAJ (DOAJ: Directory of Open Access Journals) (submittedVersion, cc-by-sa)
Funders
Ministry of Science, ICT and Future Planning (NRF-2015R1A4A1041584, 2015R1A4A1041584)
Topics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Multilevel Inverters and Converters
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Power Quality and Harmonics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › HVDC Systems and Fault Protection
Keywords
multilevel inverter, flying capacitor inverter, neutral point clamped inverter, cascaded H-bridge inverter, total harmonic distortion, harmonic distortion, inverter topology, sinusoidal output waveform, electromagnetic interference, dv/dt reduction, PSCAD simulation

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review