The DOI matches its Crossref record; 27 of the 27 references it cites were found in a registry or an index.
Four-dimensional address topology for circuits with stacked multilayer crossbar arrays
Open accessAbstract
We present a topological framework that provides a simple yet powerful electronic circuit architecture for constructing and using multilayer crossbar arrays, allowing a significantly increased integration density of memristive crosspoint devices beyond the scaling limits of lateral feature sizes. The truly remarkable feature of such circuits, which is an extension of the CMOL (Cmos + MOLecular-scale devices) concept for an area-like interface to a three-dimensional system, is that a large-feature-size complimentary metal-oxide-semiconductor (CMOS) substrate can provide high-density interconnects to multiple crossbar layers through a single set of vertical vias. The physical locations of the memristive devices are mapped to a four-dimensional logical address space such that unique access from the CMOS substrate is provided to every device in a stacked array of crossbars. This hybrid architecture is compatible with digital memories, field-programmable gate arrays, and biologically inspired adaptive networks and with state-of-the-art integrated circuit foundries.
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“Generally, Eq. (4) can be seen as a modification of the Duffing oscillator equation, whose chaotic properties are well-known 16 .”
From Bistable Nonvolatile Elastic-Membrane Memcapacitor Exhibiting a Chaotic Behavior (2011) · cites this paper as [16]
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
Cites
Strukov, D. B., Snider, G. S., Stewart, D. R., & Williams, R. S. (2008) · Nature · doi:10.1038/nature06932 · Cited by 11,828
Self-citationMemristor—The Missing Circuit Element
Chua, L. (1971) · IEEE Transactions on Circuit Theory · doi:10.1109/tct.1971.1083337 · Cited by 10,268 · cited 1×
“Amemristorisa two-terminalelectricalcircuitelementthatchangesitsresistance dependingonthetotalamountofchargethatflowsthroughthe device(6,7).”
Nanoionics-based resistive switching memories
Waser, R., & Aono, M. (2007) · Nature Materials · doi:10.1038/nmat2023 · Cited by 4,923
Analog VLSI and Neural Systems
Mead, C. (1989) · CaltechAUTHORS (California Institute of Technology) · Cited by 2,776
Memristive devices and systems
Chua, L. O., & Kang, S. M. (1976) · Proceedings of the IEEE · doi:10.1109/proc.1976.10092 · Cited by 2,604 · cited 1×
“A memristor is a two-terminal electrical circuit element that changes its resistance depending on the total amount of charge that flows through the device (6, 7).”
BackgroundDevice scaling limits of Si MOSFETs and their application dependencies
Frank, D. J., Dennard, R. H., Nowak, E., Solomon, P. M., Taur, Y., & Wong, H. ‐. P. (2001) · Proceedings of the IEEE · doi:10.1109/5.915374 · Cited by 1,576
A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetre
Green, J. E., Choi, J. W., Boukai, A. I., Bunimovich, Y. L., Johnston‐Halperin, E., DeIonno, E., Luo, Y., Sheriff, B. A., Xu, K., Shin, Y. S., et al. (2007) · Nature · doi:10.1038/nature05462 · Cited by 1,230
Electrical phenomena in amorphous oxide films
Dearnaley, G., Stoneham, A. M., & Morgan, D. V. (1970) · Reports on Progress in Physics · doi:10.1088/0034-4885/33/3/306 · Cited by 731
Memristor−CMOS Hybrid Integrated Circuits for Reconfigurable Logic
Xia, Q., Robinett, W., Cumbie, M. W., Banerjee, N., Cardinali, T. J., Yang, J. J., Wu, W., Li, X., Tong, W. M., Strukov, D. B., et al. (2009) · Nano Letters · doi:10.1021/nl901874j · Cited by 671
Self-citationNanoscale molecular-switch crossbar circuits
Chen, Y., Jung, G. Y., Ohlberg, D. A. A., Li, X., Stewart, D. R., Jeppesen, J. O., Nielsen, K. A., Stoddart, J. F., & Williams, R. S. (2003) · Nanotechnology · doi:10.1088/0957-4484/14/4/311 · Cited by 633
Self-citationHigh-Density Crossbar Arrays Based on a Si Memristive System
Jo, S. H., Kim, K.-H., & Lu, W. (2009) · Nano Letters · doi:10.1021/nl8037689 · Cited by 574
CMOL FPGA: a reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices
Strukov, D. B., & Likharev, K. K. (2005) · Nanotechnology · doi:10.1088/0957-4484/16/6/045 · Cited by 506
Self-citationIntroducing Molecular Electronics
Cuniberti, G., Richter, K., & Fagas, G. (2006) · Springer eBooks · doi:10.1007/b101525 · Cited by 372
Nano/CMOS architectures using a field-programmable nanowire interconnect
Snider, G. S., & Williams, R. S. (2007) · Nanotechnology · doi:10.1088/0957-4484/18/3/035204 · Cited by 364
Self-citationSelf-organized computation with unreliable, memristive nanodevices
Snider, G. S. (2007) · Nanotechnology · doi:10.1088/0957-4484/18/36/365202 · Cited by 264
CMOL: Devices, Circuits, and Architectures
Likharev, K. K., & Strukov, D. B. (2006) · Springer eBooks · doi:10.1007/3-540-31514-4_17 · Cited by 200
Self-citation3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections
Sakuma, K., Andry, P. S., Tsang, C. K., Wright, S. L., Dang, B., Patel, C. S., Webb, B. C., Maria, J., Sprogis, E. J., Kang, S. K., et al. (2008) · IBM Journal of Research and Development · doi:10.1147/jrd.2008.5388567 · Cited by 167
CrossNets: High‐Performance Neuromorphic Architectures for CMOL Circuits
LIKHAREV, K., MAYR, A., MUCKRA, I., & TÜREL, Ö. (2003) · Annals of the New York Academy of Sciences · doi:10.1196/annals.1292.010 · Cited by 121
Defect-Tolerant Architectures for Nanoelectronic Crossbar Memories
Strukov, D. B., & Likharev, K. K. (2007) · Journal of Nanoscience and Nanotechnology · doi:10.1166/jnn.2007.18012 · Cited by 107
Self-citation3D Chip Stack Technology Using Through-Chip Interconnects
Benkart, P., Kaiser, A., Munding, A., Bschorr, M., Pfleiderer, H.-J., Kohn, E., Heittmann, A., Huebner, H., & Ramacher, U. (2005) · IEEE Design & Test of Computers · doi:10.1109/mdt.2005.125 · Cited by 91
Nonphotolithographic Nanoscale Memory Density Prospects
DeHon, A. M., Goldstein, S. C., Kuekes, P. J., & Lincoln, P. D. (2005) · IEEE Transactions on Nanotechnology · doi:10.1109/tnano.2004.837849 · Cited by 87
3D Nanowire-Based Programmable Logic
Gojman, B., Rubin, R., Pilotto, C., DeHon, A. M., & Tanamoto, T. (2006) · International Conference on Nano-Networks (Nano-Net) · doi:10.1109/nanonet.2006.346223 · Cited by 47
Three-dimensional CMOL: three-dimensional integration of CMOS/nanomaterial hybrid digital circuits
Tu, D., Liu, M., Wang, W., & Haruehanroengra, S. (2007) · Micro & Nano Letters · doi:10.1049/mnl:20070034 · Cited by 40
Stack friendly all-oxide 3D RRAM using GaInZnO peripheral TFT realized over glass substrates
Lee, M.-J., Lee, C. B., Kim, S., Yin, H., Park, J., Ahn, S. E., Kang, B. S., Kim, K. H., Stefanovich, G., Song, I., et al. (2008) · 2008 IEEE International Electron Devices Meeting · doi:10.1109/iedm.2008.4796620 · Cited by 36
Nanoimprint for future non-volatile memory and logic devices
Meier, M., Nauenheim, C., Gilles, S., Mayer, D., Kügeler, C., & Waser, R. M. (2008) · Microelectronic Engineering · doi:10.1016/j.mee.2008.01.101 · Cited by 26
SEMATECH's nanoImprint program: a key enabler for nanoimprint introduction
Litt, L. C., & Malloy, M. (2009) · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · doi:10.1117/12.814370 · Cited by 14
Yield challenges in wafer stacking technology
Kim, E., & Sung, J. (2008) · Microelectronics Reliability · doi:10.1016/j.microrel.2008.03.010 · Cited by 12
Cited by
Sorted by citations
Memristive devices for computing
Yang, J. J., Strukov, D. B., & Stewart, D. R. (2013) · Nature Nanotechnology · doi:10.1038/nnano.2012.240 · Cited by 3,885
Self-citationTraining and operation of an integrated neuromorphic network based on metal-oxide memristors
Prezioso, M., Merrikh-Bayat, F., Hoskins, B. D., Adam, G. C., Likharev, K. K., & Strukov, D. B. (2015) · Nature · doi:10.1038/nature14441 · Cited by 3,001
Self-citationKim, K.-H., Gaba, S., Wheeler, D., Cruz-Albrecht, J. M., Hussain, T., Srinivasa, N., & Lu, W. (2012) · Nano Letters · doi:10.1021/nl203687n · Cited by 924
Neuromorphic nanoelectronic materials
Sangwan, V. K., & Hersam, M. C. (2020) · Nature Nanotechnology · doi:10.1038/s41565-020-0647-z · Cited by 907
Memory effects in complex materials and nanoscale systems
Pershin, Y. V., & Di Ventra, M. (2011) · Advances In Physics · doi:10.1080/00018732.2010.544961 · Cited by 823
Metadata
- Authors
- Strukov, D. B., & Williams, R. S.
- Affiliations
- Hewlett-Packard (United States) (US)
- Venue
- Proceedings of the National Academy of Sciences
- Publisher
- National Academy of Sciences
- Published
- 2009-12
- Volume
- 106
- Issue
- 48
- Pages
- 20155-20158
- ISSN
- 0027-8424 (ISSN-L)
- 1091-6490
- PMC
- PMC2777961
- OpenAlex
- W2031176269
- Cited by
- 153
- References
- 27
- Citations by year
- 2026: 1 · 2025: 2 · 2024: 2 · 2023: 4 · 2022: 5 · 2021: 10 · 2020: 7 · 2019: 6 · 2018: 9 · 2017: 8 · 2016: 8 · 2015: 10 · 2014: 9 · 2013: 18 · 2012: 17
- FWCI
- 14.02
- Type
- journal article
- Language
- en
- Open access
- green
- www.ncbi.nlm.nih.gov
- Locations
- Proceedings of the National Academy of Sciences (publishedVersion)
- PubMed Central (publishedVersion)
- PubMed (publishedVersion)
- Topics
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
- Physical Sciences › Engineering › Electrical and Electronic Engineering › 3D IC and TSV technologies
- Physical Sciences › Engineering › Electrical and Electronic Engineering › VLSI and FPGA Design Techniques
- Keywords
- CMOS substrate, vertical interconnects, integration density, neuromorphic hardware
- MeSH terms
- Computer Systems, Electronics, Semiconductors, Electric Impedance
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
