The DOI matches its Crossref record; 41 of the 48 references it cites were found in a registry or an index.
An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS
Abstract
This paper describes a unified static/dynamic entropy generator based on a 512-b common entropy source (ES) array fabricated in 14-nm tri-gate CMOS with reconfigurable and adaptive post-processing circuits implemented on Arria 10 FPGA, targeted for flexible and secure privacy preserving mutual authentication on compact trusted mote platforms at the edge of internet of things. Several conditioning techniques that include temporal majority voting (TMV)-assisted ES array segregation with integrated bias tracking, three-way in-line self-calibration for tolerance to process–voltage–temperature variation, tri-level hierarchical Von Neumann (VN) extraction to maximize entropy harvesting, soft-dark bit masking for improving physically unclonable function (PUF) stability, and selective stress hardening to co-optimize the ES array for static-dynamic entropy with bias aware device aging enable simultaneous PUF and true random number generator (TRNG) operation with 1.48 and 0.56 Gb/s throughput, respectively, measured at 650 mV, 70 °C. The all-digital design with a compact layout footprint of 2114$\mu \text{m}^{2}$facilitates seamless integration in area constrained system-on-chips while achieving: 1) 25% area savings over conventional separate PUF and TRNG implementations; 2) cryptographic quality TRNG stream that passes all NIST randomness tests with 0.38 average p-value; 3)$1.6\times $higher extractor performance at$9\times $lower area with 750-gate hierarchical VN circuit over conventional light-weight entropy extractors; 4) 0.9996/0.99997 static/dynamic Shannon entropy indicating unbiased PUF/TRNG streams; 5) ultra-low energy consumption of 2.5 and 0.46 pJ/bit measured at 650 mV, 70 °C in TRNG and PUF modes; 6) 40% higher TRNG throughput with three-way self-calibration featuring coarse-grain column swap, fine-grain incremental ES substitution, and residual entropy recycling; 7) resistance to power injection attacks as measured by 64% higher performance over un-calibrated design in the presence 200-mV supply noise; 8) 2.8% PUF bit-error measured at 0.55–0.75 V, 25 °C–110 °C with 15-way TMV and soft dark-bit masking over a window of 100 cycles; 9)$14.8\times $inter and intra-PUF hamming distance separation; and 10) 56% reduction in discarded ES cells with selective stress hardening to opportunistically reinforce/nullify pre-existing bias in PUF/TRNG candidate cells. To our knowledge, this is the first reported unified PUF-TRNG implementation enabling simultaneous generation of high-entropy chip-ID and encryption keys in real time.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“Note that those entropy sources rely on operation-induced variations (19–23).”
From Cryptographic transistor for true random number generator with low power consumption (2024) · cites this paper as [22]
In the citing paper
“In contrast, Si-CMOS–based tRNGs use circuitry that uses various types of entropy sources, such as timing jitter, chaotic maps, metastability, or noise jitter from SRAM bit-line leakages for low power consumption.”
From Cryptographic transistor for true random number generator with low power consumption (2024) · cites this paper as [22]
In the citing paper
“They show excellent randomness and insensitivity to fabrication-induced variability.”
From Cryptographic transistor for true random number generator with low power consumption (2024) · cites this paper as [22]
Citations
Cites
FPGA Intrinsic PUFs and Their Use for IP Protection
Guajardo, J., Kumar, S. S., Schrijen, G.-J., & Tuyls, P. (2007) · Lecture notes in computer science · doi:10.1007/978-3-540-74735-2_5 · Cited by 1,218
Lee, J. W., Lim, D., Gassend, B., Suh, G. E., van Dijk, M., & Devadas, S. (2004) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2004.1346548 · Cited by 854
Mathew, S. K., Satpathy, S. K., Anders, M. A., Kaul, H., Hsu, S. K., Agarwal, A., Chen, G. K., Parker, R. J., Krishnamurthy, R. K., & De, V. K. (2014) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2014.6757433 · Cited by 247
Self-citationA 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations
Su, Y., Holleman, J. H., & Otis, B. P. (2007) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2007.373466 · Cited by 215
Mathew, S. K., Srinivasan, S., Anders, M. A., Kaul, H., Hsu, S. K., Sheikh, F., Agarwal, A., Satpathy, S., & Krishnamurthy, R. K. (2012) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2012.2217631 · Cited by 195
Self-citationRandomness Extraction and Key Derivation Using the CBC, Cascade and HMAC Modes
Dodis, Y., Gennaro, R., Håstad, J., Krawczyk, H., & Rabin, T. (2004) · Lecture notes in computer science · doi:10.1007/978-3-540-28628-8_30 · Cited by 175
True Random Number Generator With a Metastability-Based Quality Control
Tokunaga, C., Blaauw, D., & Mudge, T. (2008) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2007.910965 · Cited by 172
Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise
Delvaux, J., & Verbauwhede, I. M. R. (2013) · IEEE International Symposium on Hardware Oriented Security and Trust (HOST) · doi:10.1109/hst.2013.6581579 · Cited by 170
16.3 A 23Mb/s 23pJ/b fully synthesized true-random-number generator in 28nm and 65nm CMOS
Yang, K., Fick, D., Henry, M. B., Lee, Y., Blaauw, D., & Sylvester, D. (2014) · 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) · doi:10.1109/isscc.2014.6757434 · Cited by 155
An All-Digital Edge Racing True Random Number Generator Robust Against PVT Variations
Yang, K., Blaauw, D. T., & Sylvester, D. (2016) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2016.2519383 · Cited by 139
Research works printed but not linked: 5
- yang, 2015, A physically unclonable function with BER < $10^{-8}$ for robust chip authentication using oscillator collapse in 40 nm CMOS, IEEE ISSCC Dig Tech Papers, 254
- li, 2015, A $3.07~\mu\text{m}^{2}$ /bitcell physically unclonable function with 3.5% and 1% bit-instability across 0 to 80 °C and 0.6 to 1.2 V in a 65 nm CMOS, Symp VLSI Circuits Dig Tech Papers, 250c
- yang, 2014, A 23 Mb/s 23 pJ/b fully synthesized true-random-number generator in 28 nm and 65 nm CMOS, IEEE ISSCC Dig Tech Papers, 280
- yang, 2015, A robust ?40 to 120°C all-digital true random number generator in 40 nm CMOS, Symp VLSI Circuits Dig Tech Papers, 248c
- jan, 2015, A 14 nm SoC platform technology featuring $2^{nd}$ generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and $0.0499~\mu\text{m}^{2}$ SRAM cells, optimized for low power, high performance and high density SoC products, Symp VLSI Technol Dig Tech Papers, 12t
Cited by
Sorted by citations
Items 101–114 of 114
Exploring Accelerated Aging Stress for Physical Unclonable Function Self-Corruption
Hunt-Schroeder, E., & Xia, T. (2025) · Chips · doi:10.3390/chips4040048
Blockchains: An overview of the technology, circuit primitives, and future opportunities
Suresh, V. B., & Mathew, S. K. (2025) · IEEE Solid-State Circuits Magazine · doi:10.1109/mssc.2025.3595831
Self-citationSelf-Compensating StrongARM Latch for High-Speed Energy-Efficient True Random Number Generators
Huang, X., & Islam, M. (2026) · IEEE Transactions on Circuits and Systems I Regular Papers · doi:10.1109/tcsi.2025.3643984
An Eye-Opening Arbiter PUF With Auto-Error Detection and PVT-Robust Masking Achieving a BER of 2e -8
Driemeyer, B., Mandry, H., Wiens, D.-P., Kauffman, J. G., Becker, J., & Ortmanns, M. (2026) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2026.3663673
Liu, K., Fu, Z., Li, G., Pu, H., Guan, Z., Wang, X., Xu, S., Niitsu, K., & Shinohara, H. (2026) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2026.3663657
Wang, M., Jiang, C., Wang, B. M., Zhao, Y., Wang, Z., & Zhao, W. S. (2026) · ACS Applied Electronic Materials · doi:10.1021/acsaelm.6c00014
Xu, Y., Duan, W., Wu, H. T., Wang, Y., Qin, T., Zhang, S., Guo, Z., Wan, M., Song, M., & You, L. (2026) · Science Advances · doi:10.1126/sciadv.aeb2698
RRAM based CIM, PUF and True Random Number Generator for High-Security AES Encryption System
Tao, K., Song, S., Yi, Y., Shi, A., Guan, H., Wu, L., Ai, H., Liu, L., Feng, Y., & Huang, P. (2026) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas66217.2026.11562299
Wu, S., Ma, Z., Yang, B., Wang, Y., Yang, Z., Chen, W., Wang, H., Zhu, M., Zhang, A., & Liu, L. (2026) · IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) · doi:10.1109/vlsitechnologyandcir65830.2026.11577306
Kim, S.-I., Hong, I., Lee, S.-W., You, H.-J., An, U.-S., Han, J.-A., Kim, M., Ryu, S., & Choi, Y. (2026) · ACS Nano · doi:10.1021/acsnano.6c02362
Pan, Z., Sun, N., Wang, J., Zhao, H., Wang, J., Niu, Z., Liu, W., Cheng, J., Zhang, J., Shi, K., et al. (2026) · Microelectronics Journal · doi:10.1016/j.mejo.2026.107451
Unified In‐Memory Hardware Security Enabled by an Entropy Landscape in a Memristor Crossbar
Park, J., & Kim, H. (2026) · Small · doi:10.1002/smll.75550
Zhou, T., Li, J., Luo, C., Zhang, Z., Kong, X., Mao, C., & Yan, F. (2026) · Sensors · doi:10.3390/s26196350
A pixel-array-based unified strong PUF and TRNG with high hardware reuse
Zhang, C., Shah, I., Sarfraz, K., & Chan, M. (2026) · Microelectronics Journal · doi:10.1016/j.mejo.2026.107536
Metadata
- Authors
- Satpathy, S. K., Mathew, S. K., Kumar, R., Suresh, V., Anders, M. A., Kaul, H., Agarwal, A., Hsu, S., Krishnamurthy, R. K., & De, V.
- Affiliations
- Intel (United States) (US)
- ORCID
- Venue
- IEEE Journal of Solid-State Circuits
- Published
- 2019-04
- Volume
- 54
- Issue
- 4
- Pages
- 1074-1085
- ISSN
- 0018-9200 (ISSN-L)
- 1558-173X
- OpenAlex
- W2908207594
- Cited by
- 114
- References
- 48
- Citations by year
- 2026: 15 · 2025: 21 · 2024: 13 · 2023: 14 · 2022: 16 · 2021: 15 · 2020: 17 · 2019: 3
- FWCI
- 12.98
- Type
- journal article
- Language
- en
- Open access
- closed
- Licence
- Locations
- IEEE Journal of Solid-State Circuits (publishedVersion)
- Topics
- Physical Sciences › Computer Science › Hardware and Architecture › Physical Unclonable Functions (PUFs) and Hardware Security
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
- Physical Sciences › Computer Science › Artificial Intelligence › Cryptographic Implementations and Security
- Keywords
- physical unclonable functions, true random number generator, entropy source, self-calibration, device aging, PVT variation, mutual authentication, Internet of Things security, low-power electronics
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
