The DOI matches its Crossref record; 41 of the 48 references it cites were found in a registry or an index.
An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS
Abstract
This paper describes a unified static/dynamic entropy generator based on a 512-b common entropy source (ES) array fabricated in 14-nm tri-gate CMOS with reconfigurable and adaptive post-processing circuits implemented on Arria 10 FPGA, targeted for flexible and secure privacy preserving mutual authentication on compact trusted mote platforms at the edge of internet of things. Several conditioning techniques that include temporal majority voting (TMV)-assisted ES array segregation with integrated bias tracking, three-way in-line self-calibration for tolerance to process–voltage–temperature variation, tri-level hierarchical Von Neumann (VN) extraction to maximize entropy harvesting, soft-dark bit masking for improving physically unclonable function (PUF) stability, and selective stress hardening to co-optimize the ES array for static-dynamic entropy with bias aware device aging enable simultaneous PUF and true random number generator (TRNG) operation with 1.48 and 0.56 Gb/s throughput, respectively, measured at 650 mV, 70 °C. The all-digital design with a compact layout footprint of 2114$\mu \text{m}^{2}$facilitates seamless integration in area constrained system-on-chips while achieving: 1) 25% area savings over conventional separate PUF and TRNG implementations; 2) cryptographic quality TRNG stream that passes all NIST randomness tests with 0.38 average p-value; 3)$1.6\times $higher extractor performance at$9\times $lower area with 750-gate hierarchical VN circuit over conventional light-weight entropy extractors; 4) 0.9996/0.99997 static/dynamic Shannon entropy indicating unbiased PUF/TRNG streams; 5) ultra-low energy consumption of 2.5 and 0.46 pJ/bit measured at 650 mV, 70 °C in TRNG and PUF modes; 6) 40% higher TRNG throughput with three-way self-calibration featuring coarse-grain column swap, fine-grain incremental ES substitution, and residual entropy recycling; 7) resistance to power injection attacks as measured by 64% higher performance over un-calibrated design in the presence 200-mV supply noise; 8) 2.8% PUF bit-error measured at 0.55–0.75 V, 25 °C–110 °C with 15-way TMV and soft dark-bit masking over a window of 100 cycles; 9)$14.8\times $inter and intra-PUF hamming distance separation; and 10) 56% reduction in discarded ES cells with selective stress hardening to opportunistically reinforce/nullify pre-existing bias in PUF/TRNG candidate cells. To our knowledge, this is the first reported unified PUF-TRNG implementation enabling simultaneous generation of high-entropy chip-ID and encryption keys in real time.
Overview
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
Claims other papers make about this one
Each is checked against this paper’s own text: does it say what the citing paper says it does?
In the citing paper
“Note that those entropy sources rely on operation-induced variations (19–23).”
From Cryptographic transistor for true random number generator with low power consumption (2024) · cites this paper as [22]
In the citing paper
“In contrast, Si-CMOS–based tRNGs use circuitry that uses various types of entropy sources, such as timing jitter, chaotic maps, metastability, or noise jitter from SRAM bit-line leakages for low power consumption.”
From Cryptographic transistor for true random number generator with low power consumption (2024) · cites this paper as [22]
In the citing paper
“They show excellent randomness and insensitivity to fabrication-induced variability.”
From Cryptographic transistor for true random number generator with low power consumption (2024) · cites this paper as [22]
Citations
Cites
FPGA Intrinsic PUFs and Their Use for IP Protection
Guajardo, J., Kumar, S. S., Schrijen, G.-J., & Tuyls, P. (2007) · Lecture notes in computer science · doi:10.1007/978-3-540-74735-2_5 · Cited by 1,218
Lee, J. W., Lim, D., Gassend, B., Suh, G. E., van Dijk, M., & Devadas, S. (2004) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2004.1346548 · Cited by 854
Mathew, S. K., Satpathy, S. K., Anders, M. A., Kaul, H., Hsu, S. K., Agarwal, A., Chen, G. K., Parker, R. J., Krishnamurthy, R. K., & De, V. K. (2014) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2014.6757433 · Cited by 247
Self-citationA 1.6pJ/bit 96% Stable Chip-ID Generating Circuit using Process Variations
Su, Y., Holleman, J. H., & Otis, B. P. (2007) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2007.373466 · Cited by 215
Mathew, S. K., Srinivasan, S., Anders, M. A., Kaul, H., Hsu, S. K., Sheikh, F., Agarwal, A., Satpathy, S., & Krishnamurthy, R. K. (2012) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2012.2217631 · Cited by 195
Self-citationRandomness Extraction and Key Derivation Using the CBC, Cascade and HMAC Modes
Dodis, Y., Gennaro, R., Håstad, J., Krawczyk, H., & Rabin, T. (2004) · Lecture notes in computer science · doi:10.1007/978-3-540-28628-8_30 · Cited by 175
True Random Number Generator With a Metastability-Based Quality Control
Tokunaga, C., Blaauw, D., & Mudge, T. (2008) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2007.910965 · Cited by 172
Side channel modeling attacks on 65nm arbiter PUFs exploiting CMOS device noise
Delvaux, J., & Verbauwhede, I. M. R. (2013) · IEEE International Symposium on Hardware Oriented Security and Trust (HOST) · doi:10.1109/hst.2013.6581579 · Cited by 170
16.3 A 23Mb/s 23pJ/b fully synthesized true-random-number generator in 28nm and 65nm CMOS
Yang, K., Fick, D., Henry, M. B., Lee, Y., Blaauw, D., & Sylvester, D. (2014) · 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) · doi:10.1109/isscc.2014.6757434 · Cited by 155
An All-Digital Edge Racing True Random Number Generator Robust Against PVT Variations
Yang, K., Blaauw, D. T., & Sylvester, D. (2016) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2016.2519383 · Cited by 139
True Random Number Generator with a Metastability-Based Quality Control
Tokunaga, C., Blaauw, D. T., & Mudge, T. (2007) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2007.373465 · Cited by 139
A low-power true random number generator using random telegraph noise of single oxide-traps
Brederlow, R., Prakash, R., Paulus, C., & Thewes, R. (2006) · 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers · doi:10.1109/isscc.2006.1696222 · Cited by 137
Experimental evaluation of Physically Unclonable Functions in 65 nm CMOS
Maes, R., Rožić, V., Verbauwhede, I. M. R., Koeberl, P., van der Sluis, E., & van der Leest, V. (2012) · European Solid-State Circuits Conference (ESSCIRC) · doi:10.1109/esscirc.2012.6341361 · Cited by 132
Nedospasov, D., Seifert, J., Helfmeier, C., & Boit, C. (2013) · Workshop on Fault Diagnosis and Tolerance in Cryptography · doi:10.1109/fdtc.2013.19 · Cited by 124
Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect
Garg, A., & Kim, T. T. H. (2014) · IEEE International Symposium on Circuits and Systems proceedings · doi:10.1109/iscas.2014.6865541 · Cited by 123
Satpathy, S. K., Mathew, S. K., Suresh, V., Anders, M. A., Kaul, H., Agarwal, A., Hsu, S. K., Chen, G., Krishnamurthy, R. K., & De, V. K. (2017) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2016.2636859 · Cited by 119
Self-citationKarpinskyy, B., Lee, Y., Choi, Y., Kim, Y., Noh, M., & Lee, S.-H. (2016) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2016.7417955 · Cited by 106
Mathew, S. K., Johnston, D., Satpathy, S., Suresh, V., Newman, P., Anders, M. A., Kaul, H., Agarwal, A., Hsu, S. K., Chen, G., et al. (2016) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2016.2558490 · Cited by 102
Self-citationA PUF scheme using competing oxide rupture with bit error rate approaching zero
Wu, M.-Y., Yang, T.-H., Chen, L.-C., Lin, C., Hu, H., Su, F.-Y., Wang, C., Huang, J. P.-H., Chen, H., Lu, C. C.-H., et al. (2018) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2018.8310218 · Cited by 86
Alvarez, A. B., Zhao, W., & Alioto, M. (2015) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2015.7063023 · Cited by 85
Reliability enhancement of bi-stable PUFs in 65nm bulk CMOS
Bhargava, M., Cakir, C., & Mai, K. (2012) · IEEE International Symposium on Hardware Oriented Security and Trust (HOST) · doi:10.1109/hst.2012.6224314 · Cited by 84
Countering the effects of silicon aging on SRAM PUFs
Maes, R., & van der Leest, V. (2014) · IEEE International Symposium on Hardware Oriented Security and Trust (HOST) · doi:10.1109/hst.2014.6855586 · Cited by 79
Kim, E., Lee, M., & Kim, J.-J. (2017) · 2017 IEEE International Solid-State Circuits Conference (ISSCC) · doi:10.1109/isscc.2017.7870302 · Cited by 79
An efficient reliable PUF-based cryptographic key generator in 65nm CMOS
Bhargava, M., & Mai, K. (2014) · Design, Automation, and Test in Europe · doi:10.7873/date.2014.083 · Cited by 78
Lee, J., Lee, D., Lee, Y., & Lee, Y. (2018) · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · doi:10.1109/isscc.2018.8310219 · Cited by 67
CMOS Silicon Physical Unclonable Functions Based on Intrinsic Process Variability
Stanzione, S., Puntin, D., & Iannaccone, G. (2011) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2011.2120650 · Cited by 64
A 3 $\mu$W CMOS True Random Number Generator With Adaptive Floating-Gate Offset Cancellation
Holleman, J., Bridges, S., Otis, B. P., & Diorio, C. (2008) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2008.920327 · Cited by 63
A Privacy-Preserving, Mutual PUF-Based Authentication Protocol
Che, W., Martin, M. T., Pocklassery, G., Kajuluri, V. K., Saqib, F., & Plusquellic, J. (2016) · Cryptography · doi:10.3390/cryptography1010003 · Cited by 62
A 28NM Integrated True Random Number Generator Harvesting Entropy from MRAM
Yang, K., Dong, Q., Wang, Z., Shih, Y.-C., Chih, Y.-D., Chang, J., Blaauw, D., & Svlvester, D. (2018) · 2018 IEEE Symposium on VLSI Circuits · doi:10.1109/vlsic.2018.8502431 · Cited by 57
Bhargava, M., Cakir, C., & Mai, K. (2010) · IEEE International Symposium on Hardware Oriented Security and Trust (HOST) · doi:10.1109/hst.2010.5513106 · Cited by 54
Field Tolerant Dynamic Intrinsic Chip ID Using 32 nm High-K/Metal Gate SOI Embedded DRAM
Rosenblatt, S., Fainstein, D., Cestero, A., Safran, J., Robson, N., Kirihata, T., & Iyer, S. S. (2013) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2013.2239134 · Cited by 51
A true random number generator using time-dependent dielectric breakdown
Liu, N., Pinckney, N., Hanson, S., Sylvester, D., & Blaauw, D. T. (2011) · Symposium on VLSI Circuits · Cited by 45
CMOS unclonable system for secure authentication based on device variability
Puntin, D., Stanzione, S., & Iannaccone, G. (2008) · Proceedings of ESSCIRC · doi:10.1109/esscirc.2008.4681809 · Cited by 36
Pamula, V. R., Sun, X., Kim, S., Rahman, F. U., Zhang, B., & Sathe, V. S. (2018) · 2018 IEEE Symposium on VLSI Circuits · doi:10.1109/vlsic.2018.8502375 · Cited by 36
OxID: On-chip one-time random ID generation using oxide breakdown
Liu, N., Hanson, S., Sylvester, D., & Blaauw, D. T. (2010) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2010.5560287 · Cited by 35
Satpathy, S. K., Mathew, S. K., Li, J., Koeberl, P., Anders, M. A., Kaul, H., Chen, G., Agarwal, A., Hsu, S. K., & Krishnamurthy, R. K. (2014) · European Solid-State Circuits Conference (ESSCIRC) · doi:10.1109/esscirc.2014.6942066 · Cited by 33
Self-citationIterating Von Neumann's post-processing under hardware constraints
Rožić, V., Yang, B., Dehaene, W., & Verbauwhede, I. M. R. (2016) · IEEE International Symposium on Hardware Oriented Security and Trust (HOST) · doi:10.1109/hst.2016.7495553 · Cited by 21
Fujiwara, H., Yabuuchi, M., Nakano, H., Kawai, H., Nii, K., & Arimoto, K. (2011) · Symposium on VLSI Circuits · Cited by 19
Dynamic intrinsic chip ID using 32nm high-K/metal gate SOI embedded DRAM
Fainstein, D., Rosenblatt, S., Cestero, A., Robson, N., Kirihata, T., & Iyer, S. S. (2012) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2012.6243832 · Cited by 16
Satpathy, S. K., Mathew, S. K., Suresh, V., Anders, M. A., Kaul, H., Agarwal, A., Hsu, S. K., Krishnamurthy, R. K., & De, V. K. (2018) · Symposium on VLSI Circuits · doi:10.1109/vlsic.2018.8502369 · Cited by 14
Self-citationOkumura, S., Yoshimoto, S., Kawaguchi, H., & Yoshimoto, M. (2011) · European Solid-State Circuits Conference (ESSCIRC) · doi:10.1109/esscirc.2011.6044938 · Cited by 9
Research works printed but not linked: 5
- yang, 2015, A physically unclonable function with BER < $10^{-8}$ for robust chip authentication using oscillator collapse in 40 nm CMOS, IEEE ISSCC Dig Tech Papers, 254
- li, 2015, A $3.07~\mu\text{m}^{2}$ /bitcell physically unclonable function with 3.5% and 1% bit-instability across 0 to 80 °C and 0.6 to 1.2 V in a 65 nm CMOS, Symp VLSI Circuits Dig Tech Papers, 250c
- yang, 2014, A 23 Mb/s 23 pJ/b fully synthesized true-random-number generator in 28 nm and 65 nm CMOS, IEEE ISSCC Dig Tech Papers, 280
- yang, 2015, A robust ?40 to 120°C all-digital true random number generator in 40 nm CMOS, Symp VLSI Circuits Dig Tech Papers, 248c
- jan, 2015, A 14 nm SoC platform technology featuring $2^{nd}$ generation tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and $0.0499~\mu\text{m}^{2}$ SRAM cells, optimized for low power, high performance and high density SoC products, Symp VLSI Technol Dig Tech Papers, 12t
Cited by
Sorted by citations
An Overview of Hardware Security and Trust: Threats, Countermeasures, and Design Tools
Hu, W., Chang, C.-H., Sengupta, A., Bhunia, S., Kastner, R., & Li, H. H. (2020) · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · doi:10.1109/tcad.2020.3047976 · Cited by 236
Application of Resistive Random Access Memory in Hardware Security: A Review
Rajendran, G., Banerjee, W., Chattopadhyay, A., & Aly, M. M. S. (2021) · Advanced Electronic Materials · doi:10.1002/aelm.202100536 · Cited by 78
In-Memory Unified TRNG and Multi-Bit PUF for Ubiquitous Hardware Security
Taneja, S., Rajanna, V. K., & Alioto, M. (2021) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2021.3125255 · Cited by 76
Liu, K., Chen, X., Pu, H., & Shinohara, H. (2020) · IEEE Journal of Solid-State Circuits · doi:10.1109/jssc.2020.3035207 · Cited by 74
A Unified PUF and TRNG Design Based on 40-nm RRAM With High Entropy and Robustness for IoT Security
Gao, B., Lin, B., Li, X., Tang, J., Qian, H., & Wu, H. (2022) · IEEE Transactions on Electron Devices · doi:10.1109/ted.2021.3138365 · Cited by 69
Metadata
- Authors
- Satpathy, S. K., Mathew, S. K., Kumar, R., Suresh, V., Anders, M. A., Kaul, H., Agarwal, A., Hsu, S., Krishnamurthy, R. K., & De, V.
- Affiliations
- Intel (United States) (US)
- ORCID
- Venue
- IEEE Journal of Solid-State Circuits
- Published
- 2019-04
- Volume
- 54
- Issue
- 4
- Pages
- 1074-1085
- ISSN
- 0018-9200 (ISSN-L)
- 1558-173X
- OpenAlex
- W2908207594
- Cited by
- 114
- References
- 48
- Citations by year
- 2026: 15 · 2025: 21 · 2024: 13 · 2023: 14 · 2022: 16 · 2021: 15 · 2020: 17 · 2019: 3
- FWCI
- 12.98
- Type
- journal article
- Language
- en
- Open access
- closed
- Licence
- Locations
- IEEE Journal of Solid-State Circuits (publishedVersion)
- Topics
- Physical Sciences › Computer Science › Hardware and Architecture › Physical Unclonable Functions (PUFs) and Hardware Security
- Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
- Physical Sciences › Computer Science › Artificial Intelligence › Cryptographic Implementations and Security
- Keywords
- physical unclonable functions, true random number generator, entropy source, self-calibration, device aging, PVT variation, mutual authentication, Internet of Things security, low-power electronics
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
