The DOI matches its Crossref record; 18 of the 18 references it cites were found in a registry or an index.
Phase-Change Technology and the Future of Main Memory
Abstract
Phase-change may enable continued scaling of main memories, but PCM has higher access latencies, incurs higher power costs, and wears out more quickly than DRAM. This article discusses how to mitigate these limitations through buffer sizing, row caching, write reduction, and wear leveling, to make PCM a viable dream alternative for scalable main memories.
Overview
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Integrity signals
Registry
Cites
Statistics
Verification
Claims the paper makes
The claims and statistics of this paper haven’t been checked yet.
Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.
Self-check
Percentages, sums and reported differences re-computed from the paper’s own numbers.
The self-check needs the paper’s full text.
Citations
Cites
The SPLASH-2 programs: characterization and methodological considerations
Woo, S. C., Ohara, M., Torrie, E., Singh, J. P., & Gupta, A. (1995) · Proceedings of the 22nd annual international symposium on Computer architecture - ISCA '95 · doi:10.1145/223982.223990 · Cited by 3,624
The SPLASH-2 programs: characterization and methodological considerations
Woo, S. C., Ohara, M., Torrie, E., Singh, J. P., & Gupta, A. (2002) · Proceedings 22nd Annual International Symposium on Computer Architecture · doi:10.1109/isca.1995.524546 · Cited by 1,601
Architecting phase change memory as a scalable dram alternative
Lee, B. C., İpek, E., Mutlu, O., & Burger, D. (2009) · Proceedings - International Symposium on Computer Architecture/Proceedings · doi:10.1145/1555754.1555758 · Cited by 1,380
Self-citationScalable high performance main memory system using phase-change memory technology
Qureshi, M. K., Srinivasan, V., & Rivers, J. A. (2009) · Proceedings of the 36th annual international symposium on Computer architecture · doi:10.1145/1555754.1555760 · Cited by 1,277
Phase-change random access memory: A scalable technology
Raoux, S., Burr, G. W., Breitwisch, M. J., Rettner, C. T., Chen, Y.-C., Shelby, R. M., Salinga, M., Krebs, D., Chen, S.-H., Lung, H.-L., et al. (2008) · IBM Journal of Research and Development · doi:10.1147/rd.524.0465 · Cited by 1,010
A durable and energy efficient main memory using phase change memory technology
Zhou, P., Zhao, B., Yang, J., & Zhang, Y. (2009) · Proceedings - International Symposium on Computer Architecture/Proceedings · doi:10.1145/1555754.1555759 · Cited by 867
Self-citationBetter I/O through byte-addressable, persistent memory
Condit, J., Nightingale, E. B., Frost, C., Ipek, E., Lee, B., Burger, D., & Coetzee, D. (2009) · Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles · doi:10.1145/1629575.1629589 · Cited by 824
Self-citationCurrent status of the phase change memory and its future
Lai, S. (2004) · IEEE International Electron Devices Meeting 2003 · doi:10.1109/iedm.2003.1269271 · Cited by 352
Hybrid cache architecture with disparate memory technologies
Wu, X., Li, J., Zhang, L., Speight, E., Rajamony, R., & Xie, Y. (2009) · Proceedings of the 36th annual international symposium on Computer architecture · doi:10.1145/1555754.1555761 · Cited by 333
Write Strategies for 2 and 4-bit Multi-Level Phase-Change Memory
Nirschl, T., Chen, C.-F., Joseph, E., Lamorey, M., Cheek, R., Chen, S.-H., Zaidi, S., Raoux, S., Chen, Y. C., Zhu, Y., et al. (2007) · 2007 IEEE International Electron Devices Meeting · doi:10.1109/iedm.2007.4418973 · Cited by 277
Cited by
Kambatla, K., Kollias, G., Kumar, V., & Grama, A. (2014) · Journal of Parallel and Distributed Computing · doi:10.1016/j.jpdc.2014.01.003 · Cited by 819
Processing data where it makes sense: Enabling in-memory computation
Mutlu, O., Ghose, S., Gómez-Luna, J., & Ausavarungnirun, R. (2019) · Microprocessors and Microsystems · doi:10.1016/j.micpro.2019.01.009 · Cited by 300
Self-citationMemory scaling: A systems architecture perspective
Mutlu, O. (2013) · 2013 5th IEEE International Memory Workshop · doi:10.1109/imw.2013.6582088 · Cited by 256
Self-citationA Case for Emerging Memories in DNN Accelerators
Mukherjee, A., Saurav, K., Nair, P., Shekhar, S., & Lis, M. (2021) · 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE) · doi:10.23919/date51398.2021.9474252 · Cited by 12
Metadata
- Authors
- Lee, B. C., Zhou, P., Yang, J., Zhang, Y., Zhao, B., Ipek, E., Mutlu, O., & Burger, D.
- Venue
- IEEE Micro
- Published
- 2010-01
- Volume
- 30
- Issue
- 1
- Pages
- 143-143
- ISSN
- 0272-1732 (ISSN-L)
- OpenAlex
- W2028802049
- Cited by
- 395
- References
- 18
- FWCI
- 28.97
- Type
- journal article
- Language
- en
- Open access
- closed
About these checks
Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.
Statistics and arithmetic are recomputed, not judged.
Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.
What counts as a claim ›How we measure confidence ›How we check this ›
Are you an author, or do you see a problem with this page? Request a review
How to cite
Cite CoChat for the checks on this page, and the paper for its own findings.
- This page
- CoChat. (2026). Citation check: Phase-Change Technology and the Future of Main Memory. https://app.cochat.ai/papers/10.1109/mm.2010.24
- The paper
- Lee, B. C., Zhou, P., Yang, J., Zhang, Y., Zhao, B., Ipek, E., Mutlu, O., & Burger, D. (2010). Phase-Change Technology and the Future of Main Memory. IEEE Micro. https://doi.org/10.1109/mm.2010.24
Data sources
Bibliographic data: Semantic Scholar, OpenAlex, Crossref.
Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).
Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.
