Cited by 229Advanced Memory and Neural ComputingFerroelectric and Negative Capacitance DevicesSemiconductor materials and devices

Three-dimensional crossbar arrays of self-rectifying Si/SiO2/Si memristors

Open access
Li, Can, Han, Lili, Jiang, Hao, Jang, Moon-Hyung, Lin, Peng, Wu, Qing, Barnell, Mark, Yang, J. Joshua +2 more·2017·Nature Communications

Abstract

Memristors are promising building blocks for the next-generation memory and neuromorphic computing systems. Most memristors use materials that are incompatible with the silicon dominant complementary metal-oxide-semiconductor technology, and require external selectors in order for large memristor arrays to function properly. Here we demonstrate a fully foundry-compatible, all-silicon-based and self-rectifying memristor that negates the need for external selectors in large arrays. With a p-Si/SiO 2/n-Si structure, our memristor exhibits repeatable unipolar resistance switching behaviour (10 5 rectifying ratio, 10 4 ON/OFF) and excellent retention at 300 °C. We further build three-dimensinal crossbar arrays (up to five layers of 100 nm memristors) using fluid-supported silicon membranes, and experimentally confirm the successful suppression of both intra- and inter-layer sneak path currents through the built-in diodes. The current work opens up opportunities for low-cost mass production of three-dimensional memristor arrays on large silicon and flexible substrates without increasing circuit complexity.

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Integrity signals

Registry

Crossref · 10.1038/ncomms15666

Cites

9 of 9 references verified0 citation errors · 0 not checkable

Statistics

Claims the paper makes

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

  • Use of memristive devices to emulate synapses may accelerate ANN computational tasks while reducing overall power consumption and footprint.

    “Recent studies have proposed that the use of memristive devices to emulate the synapses may accelerate ANN computational tasks while reducing the overall power consumption and footprint36–42.”

    From Hardware implementation of memristor-based artificial neural networks (2024) · cites this paper as [40]

    The paper’s introductory passage (indexed as Abstract; page unavailable) describes memristors as promising for neuromorphic computing and notes advantages in switching speed, power consumption, and scalability. The Discussion says its selector-free arrays can increase packing density. It does not establish that using memristors as synapses accelerates ANN tasks or reduces an ANN’s overall power consumption and footprint. (LLM, conf=0.82)

    Experimental — accuracy not yet measured

Self-check

Percentages, sums and reported differences re-computed from the paper’s own numbers.

The self-check needs the paper’s full text.

Cites

Flagged first, then by citations

Research works printed but not linked: 28

  1. Torrezan A. C., Strachan J. P., Medeiros-Ribeiro G. & Williams R. S. Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22, 485203 (2011). 22071289
  2. Pickett M. D. & Williams R. S. Sub-100 fJ and sub-nanosecond thermally driven threshold switching in niobium oxide crosspoint nanodevices. Nanotechnology 23, 215202 (2012). 22551985
  3. Lee M. J.. A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O(5−x)/TaO(2−x) bilayer structures. Nat. Mater. 10, 625– 630 (2011). 21743450
  4. Tz-yi L.. in 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) 210–211 (San Francisco, CA, USA, 2013).
  5. Zahurak J.. in 2014 IEEE International Electron Devices Meeting (IEDM) 6.2.1–6.2.4 (San Francisco, CA, USA, 2014).
  6. Pi S., Ghadiri-Sadrabadi M., Bardin J. C. & Xia Q. Nanoscale memristive radiofrequency switches. Nat. Commun. 6, 7519 (2015). 26108890
  7. Wong H. S. P.. Metal-Oxide RRAM. Proc. IEEE 100, 1951– 1970 (2012).
  8. Chang Y.-F.. Intrinsic SiOx-based unipolar resistive switching memory. I. Oxide stoichiometry effects on reversible switching and program window optimization. J. Appl. Phys. 116, 043708 (2014).
  9. Chang Y.-F.. Intrinsic SiOx-based unipolar resistive switching memory. II. Thermal effects on charge transport and characterization of multilevel programing. J. Appl. Phys. 116, 043709 (2014).
  10. Wang G.. High-performance and low-power rewritable SiOx 1 kbit one diode-one resistor crossbar memory array. Adv. Mater. 25, 4789– 4793 (2013). 23836363
  11. Seok J. Y.. A review of three-dimensional resistive switching cross-bar array memories from the integration and materials property points of view. Adv. Funct. Mater. 24, 5136– 5339 (2014).
  12. Choi B. J.. Trilayer tunnel selectors for memristor memory cells. Adv. Mater. 28, 356– 362 (2016). 26584142 PMC4737268
  13. Midya R.. Anatomy of Ag/Hafnia-based selectors with 1010 nonlinearity. Adv. Mater. 29, 1604457 (2017). 28134458
  14. Linn E., Rosezin R., Kugeler C. & Waser R. Complementary resistive switches for passive nanocrossbar memories. Nat. Mater. 9, 403– 406 (2010). 20400954
  15. Yang Y., Sheridan P. & Lu W. Complementary resistive switching in tantalum oxide-based resistive memory devices. Appl. Phys. Lett. 100, 203112 (2012).
  16. Sasago Y.. in 2009 Symposium on VLSI Technology, 24–25 (Honolulu, HI, USA, 2009).
  17. Ji L.. Integrated one diode-one resistor architecture in nanopillar SiOx resistive switching memory by nanosphere lithography. Nano Lett. 14, 813– 818 (2014). 24369783
  18. Zhang C.. Design and fabrication of dual-trench epitaxial diode array for high-density phase-change memory. IEEE Electron. Device Lett. 32, 1014– 1016 (2011).
  19. Lee K. S.. Cost-effective silicon vertical diode switch for next-generation memory devices. IEEE Electron. Device Lett. 33, 242– 244 (2012).
  20. Yang Y.. Arrays of silicon micro/nanostructures formed in suspended configurations for deterministic assembly using flat and roller-type stamps. Small 7, 484– 491 (2011). 21360807
  21. Lu L.. Three-dimensional photonic crystals by large-area membrane stacking. Opt. Lett. 37, 4726– 4728 (2012). 23164893
  22. Li C., Jiang H. & Xia Q. Low voltage resistive switching devices based on chemically produced silicon oxide. Appl. Phys. Lett. 103, 062104 (2013).
  23. Yu S. & Wu Y. Wong HSP. Investigating the switching dynamics and multilevel capability of bipolar metal oxide resistive switching memory. Appl. Phys. Lett. 98, 103514 (2011).
  24. Mott N. F. & Gurney R. W. Electronic Processes in Ionic Crystals Clarendon Press (1948).
  25. Ravindra N. M. & Zhao J. Fowler-Nordheim tunnelling in thin SiO 2 films. Smart Mater. Struct. 1, 197 (1992).
  26. Lombardo S., La Magna A., Crupi I., Gerardi C. & Crupi F. Reduction of thermal damage in ultrathin gate oxides after intrinsic dielectric breakdown. Appl. Phys. Lett. 79, 1522 (2001).
  27. Bonifacio C. S. & van Benthem K. Characterization of defect evolution in ultrathin SiO2 layers under applied electrical stress. J. Appl. Phys. 112, 103513 (2012).
  28. Chun-Li L., Tuo-Hung H., Mei-Chin C. & Jiun-Jia H. Dependence of read margin on pull-up schemes in high-density one selector-one resistor crossbar array. IEEE Trans. Electron. Devices 60, 420– 426 (2013).

Cited by

Sorted by citations

Authors
Li, C., Han, L., Jiang, H., Jang, M.-H., Lin, P., Wu, Q., Barnell, M., Yang, J. J., Xin, H. L., & Xia, Q.
Affiliations
  • University of Massachusetts Amherst (US)
  • Brookhaven National Laboratory (US)
  • U.S. Air Force Research Laboratory Information Directorate (US)
Corresponding author
Xia, Qiangfei
Venue
Nature Communications
Published
2017-06-05
Volume
8
Issue
1
Pages
15666-15666
ISSN
2041-1723 (ISSN-L)
OpenAlex
W2621466894
Cited by
229
References
9
Citations by year
2026: 15 · 2025: 29 · 2024: 24 · 2023: 21 · 2022: 27 · 2021: 27 · 2020: 23 · 2019: 37 · 2018: 21 · 2017: 5
FWCI
9.78
Type
journal article
Language
en
Open access
Locations
  • Nature Communications (publishedVersion, cc-by)
  • Europe PMC (PubMed Central) (publishedVersion, cc-by)
  • PubMed Central (publishedVersion, cc-by)
  • PubMed (publishedVersion)
  • OSTI OAI (U.S. Department of Energy Office of Scientific and Technical Information) (submittedVersion)
  • RePEc: Research Papers in Economics (submittedVersion)
  • DOAJ (DOAJ: Directory of Open Access Journals) (submittedVersion, cc-by-sa)
  • eScholarship (California Digital Library) (submittedVersion, cc-by)
Funders
  • National Science Foundation (ECS- 03-35765, 1253073, 0335765, DE-SC0012704)
  • U.S. Department of Energy (ECS-0335765, DE‐SC0012704, Contract No: DESC0012704, No. DE-SC0012704, SC0012704.)
  • Center for Hierarchical Manufacturing, National Science Foundation
  • Harvard University (ECS-0335765)
  • Defense Advanced Research Projects Agency (FA8750, DE-SC0012704)
  • Office of Science (DE-SC-0012704, No. DE-SC0012704, ECS-0335765, Contract No. DE-SC0012704, SC0012704)
  • Division of Electrical, Communications and Cyber Systems (ECS-0335765)
  • Basic Energy Sciences (DE- SC0012704, SC0012704)
  • Air Force Office of Scientific Research (FA9550-, -15-2-, FA9550-12, FA9550‐12‐1‐0038, FA9550‐12‐1)
  • Brookhaven National Laboratory (SC0012704, No. DE-SC0012704, DE- SC0012704, Contract No. DE-SC0012704)
  • Air Force Research Laboratory (DE-SC0012704, FA8750-15-2- 0044, FA9550)
Topics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Advanced Memory and Neural Computing
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Ferroelectric and Negative Capacitance Devices
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Semiconductor materials and devices
Keywords
memristors, self-rectifying memristors, sneak path suppression, neuromorphic computing, flexible substrates

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review