Cited by 97Analog and Mixed-Signal Circuit DesignPhysical Unclonable Functions (PUFs) and Hardware SecurityLow-power high-performance VLSI design

A 82-nW Chaotic Map True Random Number Generator Based on a Sub-Ranging SAR ADC

Kim, Minseo, Ha, Unsoo, Lee, Kyuho Jason, Lee, Yongsu, Yoo, Hoi-Jun·2017·IEEE Journal of Solid-State Circuits

Abstract

An ultra-low power true random number generator (TRNG) based on a sub-ranging SAR analog-to-digital converter (ADC) is proposed. The proposed TRNG is composed of a coarse-SAR ADC with a low-power adaptive-reset comparator and a low-power dynamic amplifier. The coarse-ADC part is shared with a sub-ranging SAR ADC for area reduction. The shared coarse-ADC not only plays the role of discrete-time chaotic circuit but also reduces the overall SAR ADC energy consumption by selectively activating the fine-SAR ADC. Also, the proposed dynamic residue amplifier consumes only 48 nW and the adaptive-reset comparator generates a chaotic map with only 6-nW consumption. The proposed TRNG core occupies 0.0045 mm2in 0.18-μm CMOS technology and consumes 82 nW at 270-kbps throughput with 0.6-V supply. It successfully passes all of National Institute of Standards and Technology (NIST) tests, and it achieves the state-of-the-art figure-of-merit of 0.3 pJ/bit.

Integrity signals

Registry

Crossref · 10.1109/jssc.2017.2694833

Cites

36 of 36 references verified0 citation errors · 0 not checkable

Statistics

Recomputing p-values needs the paper’s full text.

Claims the paper makes

This paper’s full text isn’t openly available, so its claims and self-check weren’t run. The registry and citation checks still apply.

Claims other papers make about this one

Each is checked against this paper’s own text: does it say what the citing paper says it does?

Cites

Flagged first, then by citations

Cited by

Sorted by citations

Authors
Kim, M., Ha, U., Lee, K. J., Lee, Y., & Yoo, H.-J.
Affiliations
Korea Advanced Institute of Science and Technology (KR)
Venue
IEEE Journal of Solid-State Circuits
Published
2017-07
Volume
52
Issue
7
Pages
1953-1965
ISSN
  • 0018-9200 (ISSN-L)
  • 1558-173X
OpenAlex
W2610291885
Cited by
97
References
36
Citations by year
2026: 3 · 2025: 16 · 2024: 9 · 2023: 11 · 2022: 9 · 2021: 16 · 2020: 12 · 2019: 12 · 2018: 9
FWCI
4.07
Type
journal article
Language
en
Open access
closed
Locations
  • IEEE Journal of Solid-State Circuits (publishedVersion)
  • Scholarworks@UNIST (Ulsan National Institute of Science and Technology) (submittedVersion)
Topics
  • Physical Sciences › Engineering › Biomedical Engineering › Analog and Mixed-Signal Circuit Design
  • Physical Sciences › Computer Science › Hardware and Architecture › Physical Unclonable Functions (PUFs) and Hardware Security
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Low-power high-performance VLSI design
Keywords
true random number generator, chaotic maps, ultra-low power, energy efficiency, NIST randomness tests, 0.18 μm CMOS

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review