Student or educator? Sign up with your school email and get 6 months of Pro free.
Cited by 14Silicon Carbide Semiconductor TechnologiesMultilevel Inverters and ConvertersElectric Power Systems and Control

The DOI matches its Crossref record; 32 of the 33 references it cites were found in a registry or an index; none of the 95 sources its claims cite is checked for support yet.

Paralleling of IGBT Power Semiconductor Devices and Reliability Issues

Open access

Abstract

Paralleling of power semiconductor devices is inevitable considering their widespread application and exploitation in the extended horizon of these applications. However, paralleling of power semiconductor devices is prone to severe unbalancing corresponding to the non-idealities of device parameters, which leads to non-identical dynamic and static characteristics of the power devices, as well as the operating conditions and aging. Therefore, the currents are generally non-uniform and cause the derating of the system. This paper discusses and analyzes issues associated with the paralleling of IGBT power devices, which can evoke serious reliability issues. Furthermore, the paper examines the techniques and methodologies that have been proposed to reduce the issue of current unbalancing of parallel-connected power devices.

Overview

CoChat Summary

TL;DR

This review analyzes current imbalance and reliability issues when paralleling IGBT power devices, covering device, gate-driving, and layout parameters. It surveys passive and active gate-driving/current-balancing techniques, concluding that passive methods can reduce but not optimize sharing, while active methods improve balancing at higher complexity and cost.

Key findings

  • Paralleling is necessary for high-current applications; a single Si-IGBT chip for 1200/1700 V is limited to approximately 200 A, motivating parallel chips, discrete devices, half-bridges/arms/legs, or modules.
  • Current imbalance is categorized as static and dynamic. Static unbalancing is affected by on-state voltage/on-state resistance, gate-emitter voltage, junction temperature, and total loop resistance; dynamic unbalancing is affected by threshold voltage, gate signal propagation delay, rise/fall times, gate resistance, parasitic capacitances, power loop inductance, and gate loop inductance.
  • Passive techniques—device matching, symmetric layout, common mode chokes, emitter feedback, and differential choke-based gate feedback—can improve or minimize imbalance but generally cannot realize optimized current sharing. Active gate control—gate delay control, gate voltage control, and dynamic gate resistance—can provide improved/optimized sharing but faces implementation complexity and cost.
  • Reliability concerns include current imbalance up to 50% due to turn-off delay and turn-off voltage slope during turn-off, requiring turn-off current reduction by 50% to stay within SOA; thermal stability requires \((\partial P_G/\partial T) \le (\partial P_D/\partial T)\).

Methods

  • Design: review and analysis of paralleling issues for IGBT power semiconductor devices, including device physics, system parameters, gate-driving topologies, and current-balancing techniques.
  • Data/sample: no original experimental sample is reported; the paper synthesizes prior studies, manufacturer application notes, and referenced literature.
  • Main analysis: categorizes static vs. dynamic current unbalancing, passive vs. active gate-driving/current-balancing methods, and summarizes system parameters and passive method performance in Table 1 and Table 2.

Limitations

  • The paper states no explicit limitations section.
  • Evident from the text: it is a review/synthesis without new experimental validation or original measurements.
  • Evident from the text: some cited studies lack quantitative detail—for example, differences in unequal \(L_E\) and \(L_C\) are “not mentioned quantitatively” in reference [8].

Model-written summary. Check it against the paper before relying on it.

Integrity signals

Registry

Crossref · 10.3390/electronics12183826

Cites

32 of 32 references verified0 citation errors · 0 not checkable

Statistics

Nothing to recompute.

Figures

Figure 1 Current capability requirement corresponding to blocking voltage for application of power semiconductor devices [10]. Figure 1. Current capability requirement corresponding to blocking voltage for application of power semiconductor devices [10].
Figure 1 Current capability requirement corresponding to blocking voltage for application of power semiconductor devices [10]. Figure 1. Current capability requirement corresponding to blocking voltage for application of power semiconductor devices [10].CC-BY · From the PDF
Figure 2 Gate-driving technique for parallel-connected power devices: ( a ) common gate driving ( individual gate driving. Figure 2. Gate-driving technique for parallel-connected power devices: ( a ) common gate driving ( b ) individual gate driving.
Figure 2 Gate-driving technique for parallel-connected power devices: ( a ) common gate driving ( individual gate driving. Figure 2. Gate-driving technique for parallel-connected power devices: ( a ) common gate driving ( b ) individual gate driving.CC-BY · From the PDF
Figure 3 System components influencing the performance of parallel-connected power semiconductor devices [14,15,22,23]. Figure 3. System components influencing the performance of parallel-connected power semiconductor devices [14,15,22,23]. Figure 3. System components influencing the performance of parallel-connected power semiconductor devices [14,15,22,23].
Figure 3 System components influencing the performance of parallel-connected power semiconductor devices [14,15,22,23]. Figure 3. System components influencing the performance of parallel-connected power semiconductor devices [14,15,22,23]. Figure 3. System components influencing the performance of parallel-connected power semiconductor devices [14,15,22,23].CC-BY · From the PDF
Figure 4 Schematic diagram of an IGBT and gate-driving system including the device parasitic, stray inductance, and capacitance of the connection layout. Figure 4. Schematic diagram of an IGBT and gate-driving system including the device parasitic, stray inductance, and capacitance of the connection layout. Figure 4. Schematic diagram of an IGBT and gate-driving system including the device parasitic, stray inductance, and capacitance of the connection layout.
Figure 4 Schematic diagram of an IGBT and gate-driving system including the device parasitic, stray inductance, and capacitance of the connection layout. Figure 4. Schematic diagram of an IGBT and gate-driving system including the device parasitic, stray inductance, and capacitance of the connection layout. Figure 4. Schematic diagram of an IGBT and gate-driving system including the device parasitic, stray inductance, and capacitance of the connection layout.CC-BY · From the PDF
Image 5
CC-BY · From the PDF
Figure 6 Current-balancing techniques of the parallel-connected IGBT power devices. Figure 6. Current-balancing techniques of the parallel-connected IGBT power devices.
Figure 6 Current-balancing techniques of the parallel-connected IGBT power devices. Figure 6. Current-balancing techniques of the parallel-connected IGBT power devices.CC-BY · From the PDF
Image 7
CC-BY · From the PDF
Image 8
CC-BY · From the PDF
Figure 9 Schematic diagram of active gate-driving control techniques for dynamic current bala ing of parallel -connected power devices: ( a ) current edge detection; ( b ) auxiliary emi tt er and emi voltage measurement; ( c ) current peak detection; ( d ) TSEP-based junction temperature meas ment; ( e ) gate voltage and delay control using dynamic gate resistance. Figure 9. Schematic diagram of active gate-driving control techniques for dynamic current balancing of parallel -connected power devices: ( a ) current edge detection; ( b ) auxiliary emitter and emitter voltage measurement; ( c ) current peak detection; ( d ) TSEP-based junction temperature measurement; ( e ) gate voltage and delay control using dynamic gate resistance.
Figure 9 Schematic diagram of active gate-driving control techniques for dynamic current bala ing of parallel -connected power devices: ( a ) current edge detection; ( b ) auxiliary emi tt er and emi voltage measurement; ( c ) current peak detection; ( d ) TSEP-based junction temperature meas ment; ( e ) gate voltage and delay control using dynamic gate resistance. Figure 9. Schematic diagram of active gate-driving control techniques for dynamic current balancing of parallel -connected power devices: ( a ) current edge detection; ( b ) auxiliary emitter and emitter voltage measurement; ( c ) current peak detection; ( d ) TSEP-based junction temperature measurement; ( e ) gate voltage and delay control using dynamic gate resistance.CC-BY · From the PDF
Image 10
CC-BY · From the PDF

Verification

Claims the paper makes

42 Own interpretation · 41 No full text of the sources · 31 Not checked yet · 3 No basis given

48 more claims

Create a free account to see all 117 claims and to verify the 35 references still open.

See all claims — free account
  • Probably not a substantial claim. 30
  • It may state two separate claims as one. 41

Create a free account to see these claims.

Self-check

Percentages, sums and reported differences re-computed from the paper’s own numbers.

Each contradiction between two passages listed here was confirmed by an independent check.

3 of 3

Citations

Cites

Research works printed but not linked: 7

  1. Schrader, R., Muenster, P., and Eckel, H.-G. (2018, January 5–7). Dynamic Current Sharing and Gate Feedback During Turn-OFF of Paralleled IGBTs. Proceedings of the PCIM Europe Europe International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, Nuremberg, Germany.
  2. Wintrich, A., Nascimento, J., Leipenat, M., Gmbh, S.E., and Kg, C. (June, January 30). Influence of parameter distribution and mechanical construction on switching behaviour of parallel IGBT. Proceedings of the PCIM Europe International Conference Power Electronics, Intelligent Motion, Power Quality, Nuremberg, Germany.
  3. Joyce, J. (2001). Current Sharing and Redistribution in High Power IGBT Modules. [Ph.D. Thesis, University of Cambridge].
  4. Yong, T., Bo, W., and Jie, L.Q. (2019, January 21–23). Research on Parallel Operation Characteristic and current sharing method of High Power IGBT. Proceedings of the Journal of Physics: Conference Series, Joint 2019 International Conference on Ubiquitous Power Internet of Things (UPIOT 2019) & 2019 3rd International Symposium on Green Energy and Smart Grid (SGESG 2019), Chongqing, China.
  5. Schrader, R., Cordt, D., Münster, P., and Eckel, H.-G. (2018, January 17–21). Influences of gate-circuit and parasitic inductances on turn-OFF current imbalances of paralleled IGBTs due to differences in their switching behavior. Proceedings of the European Conference on Power Electronics and Applications (EPE ECCE Europe), Riga, Latvia.
  6. Chamund, D., Findlay, B., Birkett, K., and Shammas, N. (2002, January 9–11). Parallel operation of IGBT modules using de-rating factors’. Proceedings of the 37th International Universities Power Engineering Conference (UPEC), Stafford, UK.
  7. Chen, J.-F., Lin, J.-N., and Ai, T.-H. (1996, January 5–10). The Techniques of the Serial and Paralleled IGBTs. IEEE IECON. Proceedings of the 22nd International Conference on Industrial Electronics, Control, and Instrumentation, Taipei, Taiwan.

Cited by

See all 14

Metadata

Authors
Tripathi, R. N., & Omura, I.
Affiliations
Kyushu Institute of Technology (JP)
Corresponding author
Tripathi, Ravi Nath
Venue
Electronics
Publisher
MDPI AG
Published
2023-09-10
Volume
12
Issue
18
Pages
3826
ISSN
2079-9292 (ISSN-L)
OpenAlex
W4386601598
Cited by
14
References
33
Citations by year
2026: 5 · 2025: 5 · 2024: 3 · 2023: 1
FWCI
1.00
Type
journal article
Language
en
Open access
Locations
  • Electronics (publishedVersion, cc-by)
  • Institutional Repositories DataBase (IRDB) (publishedVersion, cc-by)
Funders
Japan Society for the Promotion of Science (JSPS) KAKENHI (20K14720.N)
Topics
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Silicon Carbide Semiconductor Technologies
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Multilevel Inverters and Converters
  • Physical Sciences › Engineering › Electrical and Electronic Engineering › Electric Power Systems and Control
Keywords
IGBT, power semiconductor devices, reliability, current sharing, aging materials, derating

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

A language model drew the claims from the paper on 2026-11-12, under version 3 of the claim definition (model deepseek-v4.1-flash, prompt extract-v3).

A second model labelled each claim on 2026-11-12 (model jev-1.13-20260917, definition revision gold-guideline-v0.2).

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

Data sources

Bibliographic data: Semantic Scholar, OpenAlex, Crossref.

Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).

Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.