Student or educator? Sign up with your school email and get 6 months of Pro free.
CoChat
Sign Up
Cited by 1,231

The DOI matches its Crossref record; 7 of the 7 references it cites were found in a registry or an index.

PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory

Chi, Ping, Li, Shuangchen, Xu, Cong, Zhang, Tao, Zhao, Jishen, Liu, Yongpan, Wang, Yu, Xie, Yuan·2016·ACM SIGARCH Computer Architecture News
DOI 10.1145/3007787.3001140
Open this paper in CoChat — free account

Abstract

Processing-in-memory (PIM) is a promising solution to address the "memory wall" challenges for future computer systems. Prior proposed PIM architectures put additional computation logic in or near memory. The emerging metal-oxide resistive random access memory (ReRAM) has showed its potential to be used for main memory. Moreover, with its crossbar array structure, ReRAM can perform matrix-vector multiplication efficiently, and has been widely studied to accelerate neural network (NN) applications. In this work, we propose a novel PIM architecture, called PRIME, to accelerate NN applications in ReRAM based main memory. In PRIME, a portion of ReRAM crossbar arrays can be configured as accelerators for NN applications or as normal memory for a larger memory space. We provide microarchitecture and circuit designs to enable the morphable functions with an insignificant area overhead. We also design a software/hardware interface for software developers to implement various NNs on PRIME. Benefiting from both the PIM architecture and the efficiency of using ReRAM for NN computation, PRIME distinguishes itself from prior work on NN acceleration, with significant performance improvement and energy saving. Our experimental results show that, compared with a state-of-the-art neural processing unit design, PRIME improves the performance by ~2360× and the energy consumption by ~895×, across the evaluated machine learning benchmarks.

Overview

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Integrity signals

Registry

Crossref · 10.1145/3007787.3001140

Cites

7 of 7 references verified0 citation errors · 0 not checkable

Statistics

Verification

Claims the paper makes

The claims and statistics of this paper haven’t been checked yet.

Run the check — free, no account needed. It reads the open-access text and checks the sources it cites.

A few free checks a day · papers already verified open instantly · results are public

Self-check

Percentages, sums and reported differences re-computed from the paper’s own numbers.

The self-check needs the paper’s full text.

Citations

Cites

Show all 7 references

Research works printed but not linked: 77

  1. 10.1109/MM.2011.89 · DOI · Paper page
  2. 10.1145/2749469.2750397 · DOI · Paper page
  3. 10.1145/2749469.2750386 · DOI · Paper page
  4. 10.1145/2600212.2600213 · DOI · Paper page
  5. Pugsley S. H., 2014, ISPASS
  6. Pawlowski J. T., 2011, breakthrough DRAM performance with a fundamentally re-architected DRAM subsystem,," in Proc. of Hot Chips Symposium
  7. 10.1109/JPROC.2012.2190369 · DOI · Paper page
  8. Vincent A., 2014, ISCAS
  9. 10.1109/IEDM.2014.7047135 · DOI · Paper page
  10. 10.1145/2228360.2228448 · DOI · Paper page
  11. Li B., 2013, Proc. ISLPED
  12. 10.1145/2700234 · DOI
  13. Chen Z., 2015, IEDM
  14. 10.1109/IEDM.2015.7409625 · DOI · Paper page
  15. Coates A., 2013, Proc. ICML
  16. 10.1145/2541940.2541967 · DOI · Paper page
  17. 10.1109/MICRO.2014.58 · DOI · Paper page
  18. Merolla P., 2011, CICC
  19. 10.1109/HPCA.2015.7056056 · DOI · Paper page
  20. Hsu C.-W., 2013, VLSIT
  21. 10.1145/1669112.1669117 · DOI · Paper page
  22. 10.1145/2333660.2333712 · DOI
  23. Kawahara A., 2012, ISSCC
  24. Yu S., 2013, VLSIT
  25. Xu C., 2014, ICCAD
  26. 10.1063/1.3564883 · DOI · Paper page
  27. 10.1088/0268-1242/27/6/065010 · doi:10.1088/0268-1242/27/6/065010
  28. 10.1145/2628071.2628081 · DOI
  29. 10.1109/MICRO.2012.48 · DOI · Paper page
  30. St. Amant R., 2014, ISCA
  31. Esser S. K., 2013, IJCNN
  32. Seo J., 2011, CICC
  33. Taha T. M., 2013, IJCNN
  34. 10.1145/2464996.2465004 · DOI
  35. 10.5555/2283516.2283603 · doi:10.5555/2283516.2283603
  36. Schmidhuber J., 2012, CVPR
  37. Sahin S., 2006, Neural network implementation in hardware using FPGAs, Neural Information Processing, 4234, 1105
  38. Farabet C., 2009, FPL
  39. Kim J.-Y., 2010, A 201.4 GOPS 496 mW real-time multi-object recognition processor with bio-inspired neural perception engine, JSSC, 45, 32
  40. 10.1145/2694344.2694358 · DOI · Paper page
  41. 10.1109/ISCA.2016.42 · DOI
  42. 10.1109/2.612252 · doi:10.1109/2.612252
  43. Patterson D., 1997, ICCD
  44. 10.1145/514191.514197 · DOI · Paper page
  45. 10.1109/2.375174 · DOI · Paper page
  46. Elliott D., 1997, Computational RAM: The case for SIMD computing in memory," in Workshop on Mixing Logic and DRAM at ISCA
  47. Yamauchi T., 1997, A single chip multiprocessor integrated with DRAM," in Workshop on Mixing Logic and DRAM at ISCA
  48. 10.1145/279358.279387 · DOI
  49. 10.1109/MM.2014.55 · DOI · Paper page
  50. 10.1147/JRD.2015.2409732 · DOI · Paper page
  51. Guz Z., 2014, WoNDP
  52. Mirzadeh N. S., 2015, ASBD
  53. 10.1109/VLSIT.2012.6242474 · DOI · Paper page
  54. Lee D. U., 2014, ISSCC
  55. 10.1145/2897937.2898064 · DOI · Paper page
  56. Alibart F., 2011, AHS
  57. 10.1145/2155620.2155660 · doi:10.1145/2155620.2155660
  58. 10.1145/2485922.2485939 · doi:10.1145/2485922.2485939
  59. Li B., 2015, RRAM-based analog approximate computing, TCAD, 34, 1905
  60. Li J., 2011, IMW
  61. Gao L., 2013, NVMW
  62. Hu M., 2015, Dot-product engine: Programming memristor crossbar arrays for efficient vector-matrix multiplication," in ICCAD'15 Workshop on "Towards Efficient Computing in the Dark Silicon Era
  63. Courbariaux M., 2014, Low precision storage for deep learning, CoRR, 1412, 7024
  64. Simonyan K., 2015, ICLR
  65. Hu M., 2013, CISDA
  66. Li B., 2014, ASP-DAC
  67. 10.1145/2463209.2488741 · DOI
  68. 10.5555/2691365.2691377 · doi:10.5555/2691365.2691377
  69. 10.1145/2540708.2540725 · DOI · Paper page
  70. 10.1145/237090.237205 · doi:10.1145/237090.237205
  71. 10.1145/2694344.2694381 · doi:10.1145/2694344.2694381
  72. 10.1145/1815961.1815981 · doi:10.1145/1815961.1815981
  73. 10.1145/1024393.1024415 · DOI · Paper page
  74. 10.1109/TCAD.2012.2185930 · DOI · Paper page
  75. Chen K., 2012, DATE
  76. 10.1145/2429384.2429446 · doi:10.1145/2429384.2429446
  77. 10.1145/2463209.2488867 · DOI

Cited by

See all 1,231

Metadata

Authors
Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y., & Xie, Y.
Venue
ACM SIGARCH Computer Architecture News
Publisher
Association for Computing Machinery (ACM)
Published
2016-06-18
Volume
44
Issue
3
Pages
27-39
ISSN
0163-5964 (ISSN-L)
DOI
10.1145/3007787.3001140
OpenAlex
W2508602506
Cited by
1,231
References
7
FWCI
64.64
Type
journal article
Language
en
Open access
closed
Licence
www.acm.org/publications/policies/copyright_policy#Background (vor)

About these checks

Registry, retraction, Cites and statistics results are computed, not judged, with one exception: a printed reference that no index lists is read once by a model before it counts as a citation error. Claims are extracted by a model and kept only when their quote appears verbatim in the text; each cited source is then checked, with a model’s help, for whether it says what the claim relies on. Those verdicts can be wrong — read the claim’s quote and the cited source before relying on one.

Statistics and arithmetic are recomputed, not judged.

Confidence bands are shown only for fields calibrated on our annotated test set. None is calibrated yet, so no band is shown.

What counts as a claim ›How we measure confidence ›How we check this ›

Are you an author, or do you see a problem with this page? Request a review

How to cite

Cite CoChat for the checks on this page, and the paper for its own findings.

This page
CoChat. (2026). Citation check: PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. https://app.cochat.ai/papers/10.1145/3007787.3001140
The paper
Chi, P., Li, S., Xu, C., Zhang, T., Zhao, J., Liu, Y., Wang, Y., & Xie, Y. (2016). PRIME: a novel processing-in-memory architecture for neural network computation in ReRAM-based main memory. ACM SIGARCH Computer Architecture News. https://doi.org/10.1145/3007787.3001140

Data sources

Bibliographic data: Semantic Scholar, OpenAlex, Crossref.

Contains information from the Semantic Scholar Academic Graph Datasets, made available under the ODC Attribution License (ODC-BY 1.0).

Semantic Scholar’s data is described in: Kinney, R., et al. (2023). The Semantic Scholar Open Data Platform. arXiv:2301.10140.